欢迎访问ic37.com |
会员登录 免费注册
发布采购

CLK12P 参数 Datasheet PDF下载

CLK12P图片预览
型号: CLK12P
PDF下载: 下载PDF文件 查看货源
内容描述: 的Stratix II器件手册,卷1 [Stratix II Device Handbook, Volume 1]
分类和应用:
文件页数/大小: 768 页 / 5210 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号CLK12P的Datasheet PDF文件第181页浏览型号CLK12P的Datasheet PDF文件第182页浏览型号CLK12P的Datasheet PDF文件第183页浏览型号CLK12P的Datasheet PDF文件第184页浏览型号CLK12P的Datasheet PDF文件第186页浏览型号CLK12P的Datasheet PDF文件第187页浏览型号CLK12P的Datasheet PDF文件第188页浏览型号CLK12P的Datasheet PDF文件第189页  
DC & Switching Characteristics  
Table 5–41. M4K Block Internal Timing Microparameters (Part 2 of 2) Note (1)  
-3 Speed  
Grade (2)  
-3 Speed  
Grade (3)  
-4 Speed  
Grade  
-5 Speed  
Grade  
Symbol  
Parameter  
Unit  
Min  
(4)  
Min  
(4)  
Min  
(5)  
Min  
(4)  
Max  
Max  
Max  
Max  
tM4KDATAASU  
tM4KDATAAH  
A port data setup time  
before clock  
22  
23  
25  
25  
29  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
ps  
A port data hold time  
after clock  
203  
22  
213  
23  
233  
233  
272  
29  
tM4KADDRASU A port address setup  
time before clock  
25  
25  
tM4KADDRAH  
tM4KDATABSU  
tM4KDATABH  
A port address hold time 203  
after clock  
213  
23  
233  
233  
272  
29  
B port data setup time  
before clock  
22  
203  
22  
25  
25  
B port data hold time  
after clock  
213  
23  
233  
233  
272  
29  
tM4KRADDRBSU B port address setup  
time before clock  
25  
25  
tM4KRADDRBH B port address hold time 203  
after clock  
213  
334  
233  
233  
272  
334  
tM4KDATACO1  
Clock-to-output delay  
when using output  
registers  
334  
524  
549  
319  
334  
601  
701  
tM4KDATACO2  
(6)  
Clock-to-output delay  
without output registers  
1,616 2,453 1,616 2,574 1,540 2,820 1,616 3,286 ps  
1,616  
tM4KCLKH  
tM4KCLKL  
tM4KCLR  
Minimum clock high time 1,250  
1,312  
1,312  
151  
1,437  
1,437  
1,675  
1,675  
192  
ps  
ps  
ps  
Minimum clock low time 1,250  
1,437  
1,437  
Minimum clear pulse  
width  
144  
165  
165  
Notes to Table 5–41:  
(1) FMAX of M4K Block obtained using the Quartus II software does not necessarily equal to 1/TM4KRC.  
(2) These numbers apply to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices.  
(3) These numbers apply to -3 speed grade EP2S130 and EP2S180 devices.  
(4) For the -3 and -5 speed grades, the minimum timing is for the commercial temperature grade. Only -4 speed grade  
devices offer the industrial temperature grade.  
(5) For the -4 speed grade, the first number is the minimum timing parameter for industrial devices. The second  
number is the minimum timing parameter for commercial devices.  
(6) Numbers apply to unpacked memory modes, true dual-port memory modes, and simple dual-port memory modes  
that use locally routed or non-identical sources for the A and B port registers.  
Altera Corporation  
April 2011  
5–39  
Stratix II Device Handbook, Volume 1  
 复制成功!