欢迎访问ic37.com |
会员登录 免费注册
发布采购

5CEBA2F17C8N 参数 Datasheet PDF下载

5CEBA2F17C8N图片预览
型号: 5CEBA2F17C8N
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, PBGA256, ROHS COMPLIANT, FBGA-256]
分类和应用: 可编程逻辑
文件页数/大小: 37 页 / 353 K
品牌: ALTERA [ ALTERA CORPORATION ]
 浏览型号5CEBA2F17C8N的Datasheet PDF文件第19页浏览型号5CEBA2F17C8N的Datasheet PDF文件第20页浏览型号5CEBA2F17C8N的Datasheet PDF文件第21页浏览型号5CEBA2F17C8N的Datasheet PDF文件第22页浏览型号5CEBA2F17C8N的Datasheet PDF文件第24页浏览型号5CEBA2F17C8N的Datasheet PDF文件第25页浏览型号5CEBA2F17C8N的Datasheet PDF文件第26页浏览型号5CEBA2F17C8N的Datasheet PDF文件第27页  
Cyclone V Device Overview  
CV-51001 | 2018.05.07  
PLL Features  
The PLLs in the Cyclone V devices support the following features:  
Frequency synthesis  
On-chip clock deskew  
Jitter attenuation  
Programmable output clock duty cycles  
PLL cascading  
Reference clock switchover  
Programmable bandwidth  
User-mode reconfiguration of PLLs  
Low power mode for each fractional PLL  
Dynamic phase shift  
Direct, source synchronous, zero delay buffer, external feedback, and LVDS  
compensation modes  
Fractional PLL  
In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture.  
The devices have up to eight PLLs, each with nine output counters. You can use the  
output counters to reduce PLL usage in two ways:  
Reduce the number of oscillators that are required on your board by using  
fractional PLLs  
Reduce the number of clock pins that are used in the device by synthesizing  
multiple clock frequencies from a single reference clock source  
If you use the fractional PLL mode, you can use the PLLs for precision fractional-N  
frequency synthesis—removing the need for off-chip reference clock sources in your  
design.  
The transceiver fractional PLLs that are not used by the transceiver I/Os can be used  
as general purpose fractional PLLs by the FPGA fabric.  
FPGA General Purpose I/O  
Cyclone V devices offer highly configurable GPIOs. The following list describes the  
features of the GPIOs:  
Programmable bus hold and weak pull-up  
LVDS output buffer with programmable differential output voltage (VOD ) and  
programmable pre-emphasis  
On-chip parallel termination (RT OCT) for all I/O banks with OCT calibration to  
limit the termination impedance variation  
On-chip dynamic termination that has the ability to swap between series and  
parallel termination, depending on whether there is read or write on a common  
bus for signal integrity  
Easy timing closure support using the hard read FIFO in the input register path,  
and delay-locked loop (DLL) delay chain with fine and coarse architecture  
Cyclone V Device Overview  
23  
 
 复制成功!