Cyclone V Device Overview
CV-51001 | 2018.05.07
I/O Vertical Migration for Cyclone V Devices
Figure 7.
Vertical Migration Capability Across Cyclone V Device Packages and Densities
The arrows indicate the vertical migration paths. The devices included in each vertical migration path are
shaded. You can also migrate your design across device densities in the same package option if the devices
have the same dedicated pins, configuration pins, and power pins.
Package
Member
Code
Variant
M301 M383 M484 F256 U324 U484 F484 U672 F672
F896 F1152
A2
A4
A5
A7
A9
C3
C4
C5
C7
C9
D5
D7
D9
A2
A4
A5
A6
C2
C4
C5
C6
D5
D6
Cyclone V E
Cyclone V GX
Cyclone V GT
Cyclone V SE
Cyclone V SX
Cyclone V ST
You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs
for the M383 package, and 138 GPIOs for the U672 package. These migration paths
are not shown in the Intel Quartus Prime software Pin Migration View.
Note:
To verify the pin migration compatibility, use the Pin Migration View window in the
Intel Quartus Prime software Pin Planner.
Adaptive Logic Module
Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.
The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT)
with four dedicated registers to help improve timing closure in register-rich designs
and achieve an even higher design packing capability than previous generations.
Cyclone V Device Overview
18