欢迎访问ic37.com |
会员登录 免费注册
发布采购

A1183LUA 参数 Datasheet PDF下载

A1183LUA图片预览
型号: A1183LUA
PDF下载: 下载PDF文件 查看货源
内容描述: 灵敏双线现场可编程稳定斩波型单极霍尔效应开关 [Sensitive Two-Wire Field-Programmable Chopper-Stabilized Unipolar Hall-Effect Switches]
分类和应用: 开关
文件页数/大小: 16 页 / 356 K
品牌: ALLEGRO [ ALLEGRO MICROSYSTEMS ]
 浏览型号A1183LUA的Datasheet PDF文件第8页浏览型号A1183LUA的Datasheet PDF文件第9页浏览型号A1183LUA的Datasheet PDF文件第10页浏览型号A1183LUA的Datasheet PDF文件第11页浏览型号A1183LUA的Datasheet PDF文件第12页浏览型号A1183LUA的Datasheet PDF文件第14页浏览型号A1183LUA的Datasheet PDF文件第15页浏览型号A1183LUA的Datasheet PDF文件第16页  
A1180/81/82/83  
Sensitive Two-Wire Field-Programmable Chopper-Stabilized Unipolar Hall Effect Switches  
The pulse sequences consist of the following groups of pulses:  
vertently setting the biteld to 1. Instead, blowing the device-  
level fuse protects the 0 bitelds from being accidentally set in  
the future.  
1. An enable sequence.  
2. A biteld address sequence.  
When provisionally trying the calibration value, one pulse  
sequence is used, using decimal values. The sequence for setting  
the value 510 is shown in gure 5.  
3. When permanently setting the biteld, a long VPH fuse-blow-  
ing pulse. (Note: Blown bit fuses cannot be reset.)  
4. When permanently setting the biteld, the level of VCC must  
be allowed to drop to zero between each pulse sequence, in  
order to clear all registers. However, when provisionally set-  
ting bitelds, VCC must be maintained at VPL between pulse  
sequences, in order to maintain the prior biteld settings while  
preparing to set additional bitelds.  
When permanently setting values, the bitelds must be set indi-  
vidually, and 510 must be programmed as binary 101. Bit 3 is  
set to 1 (0001002, which is 410), then bit 1 is set to 1 (0000012,  
which is 110). Bit 2 is ignored, and so remains 0.Two pulse  
sequences for permanently setting the calibration value 5 are  
shown in gure 6. The nal VPH pulse is maintained for a longer  
period, enough to blow the corresponding biteld-level fuse.  
Bitelds that are not set are evaluated as zeros. The biteld-level  
fuses for 0 value bitelds are never blown. This prevents inad-  
V+  
V
PH  
V
PM  
V
PL  
0
Enable  
Address  
Clear  
t
Optional  
Monitoring  
Try 5  
10  
Figure 5. Pulse sequence to provisionally try calibration value 5.  
V+  
V
PH  
V
PM  
V
PL  
0
Address  
Blow  
Enable  
Address  
Blow  
Enable  
Encode 00100 (4  
2
)
Encode 00001 (1  
10  
)
10  
2
t
Figure 6. Pulse sequence to permanently encode calibration value 5 (101 binary, or  
biteld address 3 and biteld address 1).  
Allegro MicroSystems, Inc.  
13  
115 Northeast Cutoff, Box 15036  
A1180-DS, Rev. 2  
Worcester, Massachusetts 01615-0036 (508) 853-5000  
www.allegromicro.com  
 复制成功!