欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4646_11 参数 Datasheet PDF下载

AK4646_11图片预览
型号: AK4646_11
PDF下载: 下载PDF文件 查看货源
内容描述: 立体声编解码器与MIC / SPK- AMP [Stereo CODEC with MIC/SPK-AMP]
分类和应用: 解码器编解码器
文件页数/大小: 81 页 / 725 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4646_11的Datasheet PDF文件第47页浏览型号AK4646_11的Datasheet PDF文件第48页浏览型号AK4646_11的Datasheet PDF文件第49页浏览型号AK4646_11的Datasheet PDF文件第50页浏览型号AK4646_11的Datasheet PDF文件第52页浏览型号AK4646_11的Datasheet PDF文件第53页浏览型号AK4646_11的Datasheet PDF文件第54页浏览型号AK4646_11的Datasheet PDF文件第55页  
[AK4646]  
<Speaker-Amp Control Sequence>  
Speaker-Amp is powered-up/down by PMSPK bit. When PMSPK bit is “0”, both SPP and SPN pins are in Hi-Z state.  
When PMSPK bit is “1” and SPPSN bit is “0”, the Speaker-Amp enters power-save mode. In this mode, SPP pin is placed  
in Hi-Z state and SPN pin goes to SVDD/2 voltage.  
When the PMSPK bit is 1after PDN pin is controlled from Lto H, the SPP and SPN pins rise up from  
power-save-mode. In this mode, the SPP pin is placed in a Hi-Z state and the SPN pin goes to SVDD/2 voltage. Because  
the SPP and SPN pins rise up at power-save-mode, this mode can reduce pop noise. When the AK4646 is powered-down,  
pop noise can be also reduced by first entering power-save-mode.  
PMSPK  
0
SPPSN  
Mode  
Power-down  
Power-save  
SPP  
Hi-Z  
Hi-Z  
SPN  
Hi-Z  
SVDD/2  
x
0
1
(default)  
1
Normal Operation  
Normal Operation Normal Operation  
Table 45. Speaker-Amp Mode Setting (x: Don’t care)  
PMSPK bit  
SPPSN bit  
>1ms  
SPP pin  
SPN pin  
Hi-Z  
Hi-Z  
SVDD/2  
SVDD/2  
Hi-Z  
Hi-Z  
Figure 35. Power-up/Power-down Timing for Speaker-Amp  
MS0557-E-05  
2011/01  
- 51 -  
 复制成功!