ASAHI KASEI
[AK4645]
When PLL reference clock input is LRCK or BICK pin, the sampling frequency is selected by FS3 and FS1-0 bits. (See
Table 7). FS2 bit is “don’t care”.
Mode
FS3 bit
FS2 bit
FS1 bit
FS0 bit
Sampling Frequency Range
0
0
0
0
1
1
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
Don’t care
0
1
0
1
0
1
0
1
2
3
6
7
0
0
1
1
1
1
Default
7.35kHz ≤ fs ≤ 8kHz
8kHz < fs ≤ 12kHz
12kHz < fs ≤ 16kHz
16kHz < fs ≤ 24kHz
24kHz < fs ≤ 32kHz
32kHz < fs ≤ 48kHz
N/A
Others
Others
Table 7. Setting of Sampling Frequency at PMPLL bit = “1” (Reference Clock = LRCK or BICK pin)
PLL Unlock State
1) PLL Master Mode (AIN3 bit = “0”; PMPLL bit = “1”, M/S bit = “1”)
In this mode, LRCK and BICK pins go to “L” and irregular frequency clock is output from MCKO pins at MCKO bit is
“1” before the PLL goes to lock state after PMPLL bit = “0” Æ “1”. If MCKO bit is “0”, MCKO pin goes to “L” (see
Table 8).
After the PLL is locked, a first period of LRCK and BICK may be invalid clock, but these clocks return to normal state
after a period of 1/fs.
When sampling frequency is changed, BICK and LRCK pins do not output irregular frequency clocks but go to “L” by
setting PMPLL bit to “0”.
MCKO pin
PLL State
BICK pin
LRCK pin
MCKO bit = “0”
“L” Output
MCKO bit = “1”
Invalid
After that PMPLL bit “0” Æ “1”
PLL Unlock (except above case)
PLL Lock
“L” Output
Invalid
See Table 11
“L” Output
Invalid
1fs Output
“L” Output
Invalid
“L” Output
See Table 10
Table 8. Clock Operation at PLL Master Mode (PMPLL bit = “1”, M/S bit = “1”)
2) PLL Slave Mode (AIN3 bit = “0”, PMPLL bit = “1”, M/S bit = “0”)
In this mode, an invalid clock is output from MCKO pin before the PLL goes to lock state after PMPLL bit = “0” Æ “1”.
After that, the clock selected by Table 10 is output from MCKO pin when PLL is locked. ADC and DAC output invalid
data when the PLL is unlocked. For DAC, the output signal should be muted by writing “0” to DACL and DACH bits.
MCKO pin
PLL State
MCKO bit = “0” MCKO bit = “1”
After that PMPLL bit “0” Æ “1”
PLL Unlock
PLL Lock
“L” Output
“L” Output
“L” Output
Invalid
Invalid
Output
Table 9. Clock Operation at PLL Slave Mode (PMPLL bit = “0”, M/S bit = “0”)
MS0543-E-00
2006/09
- 26 -
AKM [ ASAHI KASEI MICROSYSTEMS ]
