欢迎访问ic37.com |
会员登录 免费注册
发布采购

AK4112AVF 参数 Datasheet PDF下载

AK4112AVF图片预览
型号: AK4112AVF
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能96kHz的24bit的DIR [High Feature 96kHz 24bit DIR]
分类和应用: 消费电路商用集成电路光电二极管
文件页数/大小: 31 页 / 305 K
品牌: AKM [ ASAHI KASEI MICROSYSTEMS ]
 浏览型号AK4112AVF的Datasheet PDF文件第21页浏览型号AK4112AVF的Datasheet PDF文件第22页浏览型号AK4112AVF的Datasheet PDF文件第23页浏览型号AK4112AVF的Datasheet PDF文件第24页浏览型号AK4112AVF的Datasheet PDF文件第26页浏览型号AK4112AVF的Datasheet PDF文件第27页浏览型号AK4112AVF的Datasheet PDF文件第28页浏览型号AK4112AVF的Datasheet PDF文件第29页  
ASAHI KASEI  
[AK4112A]  
Receiver Status 1  
Addr  
Register Name  
D7  
ERF  
RD  
0
D6  
0
D5  
D4  
D3  
PEM  
RD  
0
D2  
FS1  
RD  
0
D1  
FS0  
RD  
0
D0  
RFS96  
RD  
03H Receiver status 1  
AUDION AUTO  
R/W  
RD  
0
RD  
0
RD  
0
default  
0
RFS96: 96kHz Sampling Detect at Recovery Mode.  
0: fs=54kHz or less.  
1: fs=88.2kHz or more  
FS1-0:  
PEM:  
Sampling Frequency Output  
Pre-emphasis Output  
0: OFF  
1: ON  
This bit is made by encoding channel status bits.  
AUTO: Non-PCM Auto Detect  
0: No detect  
1: Detect  
This function is the same as AUTO pin.  
AUDION: Audio bit Output  
0: Audio  
1: Non Audio  
ERF:  
Unlock or Parity Error or Status change  
0: No Error or No change  
1: Error or Change  
This function is the same as ERF pin. This bit goes “1” when Unlock Error, Parity Error, Biphase  
Error, Frame Length Error or Status Change occurs. If MPAR=0 & MSTC=0, only an unlock error  
is reported.  
Receiver Status 2  
Addr  
04H  
Register Name  
D7  
CV  
RD  
0
D6  
STC  
RD  
0
D5  
CRC  
RD  
0
D4  
UNLOCK  
RD  
D3  
V
D2  
FRERR  
RD  
D1  
BIP  
RD  
0
D0  
PAR  
RD  
0
Receiver status 2  
R/W  
RD  
0
default  
0
0
PAR:  
BIP:  
Parity Status (0:No Error, 1:Error)  
It is high if Parity Error is detected in the sub-frame. PAR is unaffected by the state of MPAR.  
Biphase Status (0:No Error, 1:Error)  
FRERR: Frame Error Status (0:No Error, 1:Error)  
V: Validity bit (0:No Error, 1:Error)  
UNLOCK: PLL Lock status (0:Lock, 1:Unlock)  
CRC:  
STC:  
Cyclic Redundancy Check (0:No Error, 1:Error on either channel)  
Status change flag of Receiver status 1 (0:No change, 1:change)  
This flag goes “H” when the latest value of D5-0 in Receiver Status 1(03H) is different from the  
previous value. This comparison is made at every fs cycle. This bit returns to “L” by reading  
Receiver Status 1(03H). The flag is disabled during the first block after Reset.  
Channel Status Validity (0:Valid, 1:Not Valid, data is updating)  
CV:  
This signal goes “H” at the start of frame 0 and maintains “H” until the end of frame 31.  
MS0020-E-00  
2000/3  
- 25 -  
 复制成功!