欢迎访问ic37.com |
会员登录 免费注册
发布采购

HDMP-2689 参数 Datasheet PDF下载

HDMP-2689图片预览
型号: HDMP-2689
PDF下载: 下载PDF文件 查看货源
内容描述: 的Quad 2.125 / 1.0625 GBd的光纤通道通用串行解串器 [Quad 2.125/1.0625 GBd Fibre Channel General Purpose SerDes]
分类和应用: 光纤
文件页数/大小: 28 页 / 353 K
品牌: AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
 浏览型号HDMP-2689的Datasheet PDF文件第1页浏览型号HDMP-2689的Datasheet PDF文件第3页浏览型号HDMP-2689的Datasheet PDF文件第4页浏览型号HDMP-2689的Datasheet PDF文件第5页浏览型号HDMP-2689的Datasheet PDF文件第6页浏览型号HDMP-2689的Datasheet PDF文件第7页浏览型号HDMP-2689的Datasheet PDF文件第8页浏览型号HDMP-2689的Datasheet PDF文件第9页  
Applications
• Fibre Channel Arbitrated Loop
• Fast Serial Backplanes
Fiber Optic Interface
(or Copper)
See Figure 1 for a diagram of
typical applications.
Fast Backplane
Interface
HFBR-5720L
HFBR-5720L
HDMP-2689
MAC
HDMP-2689
Fast Serial
Backplane
HFBR-5720L
HFBR-5720L
Serial Interface
Parallel Interface
Parallel Interface
Figure 1. HDMP-2689 Typical Applications.
Functional Description
Transmitter Description
The HDMP-2689 transmitter
contains four independent
channels and a single TX PLL
which generates the serial rate
transmit clock for all of the
channels. The data is optionally
encoded in 8B/10B format and
serialized at 1.0625 GBd (half
rate) or 2.125 GBd (full rate). The
high-speed outputs can be
interfaced directly to copper
cables or PCB traces for electri-
cal transmission or to a separate
fiber optic module for optical
transmission. See Figure 2 for a
block diagram.
RXAN
RXAP
LOS
LOSA
DE-SERIALIZER
PMX
DECODE
8B/10B
RDA[9:0]
RCA
Loopback
Control
Core
Clock
CDR
Clock
Generator
Receive Path
Loopback Data Path
TXAN
TXAP
TDA[9:0]
Input
Latch
TX_FIFO
ENCODE
8B/10B
SERIALIZER
TCA
PMX
Core Clock
Bit
Rate
Clock
Bit Rate
Clock
Transmit Path
Amplitude
Pre-emphasis
Control
Core
Clock
Control
Status
JTAG Port
(IEEE 1149.1)
TDI, TDO, TMS
TCLK, TRSTN
Transmit
PLL
RFCP
RFCN
MDIO Interface
MDC
MDIO
Notes:
Transmit/Receive Paths show only
Channel A, which is 1 of 4 channels.
Items in
BOLD
are external pins.
Figure 2. TX and RX Paths.
2