ADV7390/ADV7391/ADV7392/ADV7393
Table 61. 8-Bit 525i YCrCb In, YPrPb Out
Subaddress Setting Description
Table 64. 10-Bit 525i YCrCb In (EAV/SAV), YPrPb Out
Subaddress Setting Description
0x17
0x00
0x01
0x80
0x02
0x1C
0x00
0x10
Software reset.
0x17
0x00
0x01
0x80
0x02
0x1C
0x00
0x10
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
All DACs enabled. PLL enabled (16×).
SD input mode.
NTSC standard. SSAF luma filter
NTSC standard. SSAF luma filter
enabled. 1.3 MHz chroma filter enabled.
enabled. 1.3 MHz chroma filter enabled.
0x82
0x8A
0xC9
0x0C
Pixel data valid. YPrPb out. SSAF PrPb
filter enabled. Active video edge
control enabled. Pedestal enabled.
0x82
0x88
0xC9
0x10
Pixel data valid. YPrPb out. SSAF PrPb
filter enabled. Active video edge
control enabled. Pedestal enabled.
Timing Mode 2 (Slave). HSYNC/VSYNC
synchronization.
10-bit input enabled.
Table 65. 10-Bit 525i YCrCb In, YPrPb Out
Subaddress Setting Description
Table 62. 8-Bit 525i YCrCb In (EAV/SAV), RGB Out
Subaddress Setting Description
0x17
0x00
0x01
0x80
0x02
0x1C
0x00
0x10
Software reset.
0x17
0x00
0x01
0x02
0x02
0x1C
0x00
0x10
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
All DACs enabled. PLL enabled (16×).
SD input mode.
NTSC standard. SSAF luma filter
RGB output enabled. RGB output sync
enabled.
enabled. 1.3 MHz chroma filter enabled.
0x82
0xC9
Pixel data valid. YPrPb out. SSAF PrPb
filter enabled. Active video edge
control enabled. Pedestal enabled.
0x80
0x82
0x10
0xC9
NTSC standard. SSAF luma filter
enabled. 1.3 MHz chroma filter enabled.
Pixel data valid. YPrPb out. SSAF PrPb
filter enabled. Active video edge
control enabled. Pedestal enabled.
0x88
0x8A
0x10
0x0C
10-bit input enabled.
Timing Mode 2 (Slave). HSYNC/VSYNC
synchronization.
Table 63. 8-Bit 525i YCrCb In, RGB Out
Subaddress Setting Description
Table 66. 10-Bit 525i YCrCb In, CVBS/Y-C Out
Subaddress Setting Description
0x17
0x00
0x01
0x02
0x02
0x1C
0x00
0x10
Software reset.
0x17
0x00
0x01
0x80
0x02
0x1C
0x00
0x10
Software reset.
All DACs enabled. PLL enabled (16×).
SD input mode.
All DACs enabled. PLL enabled (16×).
SD input mode.
RGB output enabled. RGB output sync
enabled.
NTSC standard. SSAF luma filter
enabled. 1.3 MHz chroma filter enabled.
0x80
0x82
0x10
0xC9
NTSC standard. SSAF luma filter
enabled. 1.3 MHz chroma filter enabled.
0x82
0xCB
Pixel data valid. CVBS/S-Video out. SSAF
PrPb filter enabled. Active video edge
control enabled. Pedestal enabled.
Pixel data valid. YPrPb out. SSAF PrPb
filter enabled. Active video edge
control enabled. Pedestal enabled.
0x88
0x8A
0x10
0x0C
10-bit input enabled.
Timing Mode 2 (Slave). HSYNC/VSYNC
synchronization.
0x8A
0x0C
Timing Mode 2 (Slave). HSYNC/VSYNC
synchronization.
Rev. 0 | Page 85 of 96