欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADV7393BCPZ-REEL 参数 Datasheet PDF下载

ADV7393BCPZ-REEL图片预览
型号: ADV7393BCPZ-REEL
PDF下载: 下载PDF文件 查看货源
内容描述: 低功耗,芯片级,10位标清/高清视频编码器 [Low Power, Chip Scale 10-Bit SD/HD Video Encoder]
分类和应用: 编码器
文件页数/大小: 96 页 / 2253 K
品牌: ADI [ ADI ]
 浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第81页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第82页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第83页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第84页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第86页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第87页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第88页浏览型号ADV7393BCPZ-REEL的Datasheet PDF文件第89页  
ADV7390/ADV7391/ADV7392/ADV7393  
Table 61. 8-Bit 525i YCrCb In, YPrPb Out  
Subaddress Setting Description  
Table 64. 10-Bit 525i YCrCb In (EAV/SAV), YPrPb Out  
Subaddress Setting Description  
0x17  
0x00  
0x01  
0x80  
0x02  
0x1C  
0x00  
0x10  
Software reset.  
0x17  
0x00  
0x01  
0x80  
0x02  
0x1C  
0x00  
0x10  
Software reset.  
All DACs enabled. PLL enabled (16×).  
SD input mode.  
All DACs enabled. PLL enabled (16×).  
SD input mode.  
NTSC standard. SSAF luma filter  
NTSC standard. SSAF luma filter  
enabled. 1.3 MHz chroma filter enabled.  
enabled. 1.3 MHz chroma filter enabled.  
0x82  
0x8A  
0xC9  
0x0C  
Pixel data valid. YPrPb out. SSAF PrPb  
filter enabled. Active video edge  
control enabled. Pedestal enabled.  
0x82  
0x88  
0xC9  
0x10  
Pixel data valid. YPrPb out. SSAF PrPb  
filter enabled. Active video edge  
control enabled. Pedestal enabled.  
Timing Mode 2 (Slave). HSYNC/VSYNC  
synchronization.  
10-bit input enabled.  
Table 65. 10-Bit 525i YCrCb In, YPrPb Out  
Subaddress Setting Description  
Table 62. 8-Bit 525i YCrCb In (EAV/SAV), RGB Out  
Subaddress Setting Description  
0x17  
0x00  
0x01  
0x80  
0x02  
0x1C  
0x00  
0x10  
Software reset.  
0x17  
0x00  
0x01  
0x02  
0x02  
0x1C  
0x00  
0x10  
Software reset.  
All DACs enabled. PLL enabled (16×).  
SD input mode.  
All DACs enabled. PLL enabled (16×).  
SD input mode.  
NTSC standard. SSAF luma filter  
RGB output enabled. RGB output sync  
enabled.  
enabled. 1.3 MHz chroma filter enabled.  
0x82  
0xC9  
Pixel data valid. YPrPb out. SSAF PrPb  
filter enabled. Active video edge  
control enabled. Pedestal enabled.  
0x80  
0x82  
0x10  
0xC9  
NTSC standard. SSAF luma filter  
enabled. 1.3 MHz chroma filter enabled.  
Pixel data valid. YPrPb out. SSAF PrPb  
filter enabled. Active video edge  
control enabled. Pedestal enabled.  
0x88  
0x8A  
0x10  
0x0C  
10-bit input enabled.  
Timing Mode 2 (Slave). HSYNC/VSYNC  
synchronization.  
Table 63. 8-Bit 525i YCrCb In, RGB Out  
Subaddress Setting Description  
Table 66. 10-Bit 525i YCrCb In, CVBS/Y-C Out  
Subaddress Setting Description  
0x17  
0x00  
0x01  
0x02  
0x02  
0x1C  
0x00  
0x10  
Software reset.  
0x17  
0x00  
0x01  
0x80  
0x02  
0x1C  
0x00  
0x10  
Software reset.  
All DACs enabled. PLL enabled (16×).  
SD input mode.  
All DACs enabled. PLL enabled (16×).  
SD input mode.  
RGB output enabled. RGB output sync  
enabled.  
NTSC standard. SSAF luma filter  
enabled. 1.3 MHz chroma filter enabled.  
0x80  
0x82  
0x10  
0xC9  
NTSC standard. SSAF luma filter  
enabled. 1.3 MHz chroma filter enabled.  
0x82  
0xCB  
Pixel data valid. CVBS/S-Video out. SSAF  
PrPb filter enabled. Active video edge  
control enabled. Pedestal enabled.  
Pixel data valid. YPrPb out. SSAF PrPb  
filter enabled. Active video edge  
control enabled. Pedestal enabled.  
0x88  
0x8A  
0x10  
0x0C  
10-bit input enabled.  
Timing Mode 2 (Slave). HSYNC/VSYNC  
synchronization.  
0x8A  
0x0C  
Timing Mode 2 (Slave). HSYNC/VSYNC  
synchronization.  
Rev. 0 | Page 85 of 96  
 复制成功!