ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Table 6. SPI Master Mode Timing (Phase Mode = 1)
Parameter
Description
Min
Typ
Max
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
tSL
tSH
SCLK low pulse width1
SCLK high pulse width1
Data output valid after SCLK edge
Data input setup time before SCLK edge2
Data input hold time after SCLK edge2
Data output fall time
(SPIDIV + 1) × tHCLK
(SPIDIV + 1) × tHCLK
tDAV
tDSU
tDHD
tDF
tDR
tSR
25
1 × tUCLK
2 × tUCLK
5
5
5
5
12.5
12.5
12.5
12.5
Data output rise time
SCLK rise time
SCLK fall time
tSF
1 tHCLK depends on the clock divider or CD bits in the POWCONMMR. tHCLK = tUCLK/2CD; see Figure 67.
2 tUCLK = 23.9 ns. It corresponds to the 41.78 MHz internal clock from the PLL before the clock divider; see Figure 67.
SCLK
(POLARITY = 0)
tSH
tSL
tSR
tSF
SCLK
(POLARITY = 1)
tDAV
tDF
tDR
MOSI
MISO
MSB
BITS 6 TO 1
LSB
MSB IN
BITS 6 TO 1
LSB IN
tDSU
tDHD
Figure 15. SPI Master Mode Timing (Phase Mode = 1)
Rev. F | Page 16 of 104
ADI [ ADI ]
