欢迎访问ic37.com |
会员登录 免费注册
发布采购

ADM9240ARU 参数 Datasheet PDF下载

ADM9240ARU图片预览
型号: ADM9240ARU
PDF下载: 下载PDF文件 查看货源
内容描述: 低成本微处理器系统硬件监控 [Low Cost Microprocessor System Hardware Monitor]
分类和应用: 电源电路电源管理电路微处理器光电二极管监控
文件页数/大小: 22 页 / 283 K
品牌: ADI [ ADI ]
 浏览型号ADM9240ARU的Datasheet PDF文件第10页浏览型号ADM9240ARU的Datasheet PDF文件第11页浏览型号ADM9240ARU的Datasheet PDF文件第12页浏览型号ADM9240ARU的Datasheet PDF文件第13页浏览型号ADM9240ARU的Datasheet PDF文件第15页浏览型号ADM9240ARU的Datasheet PDF文件第16页浏览型号ADM9240ARU的Datasheet PDF文件第17页浏览型号ADM9240ARU的Datasheet PDF文件第18页  
ADM9240  
V
T he chassis intrusion circuit should be designed so that it can be  
reset by pulling its output low. A suitable chassis intrusion cir-  
cuit using a phototransistor is shown in Figure 8. Light falling  
on the phototransistor when the PC cover is removed will cause  
it to turn on and pull up the input of N1, thus setting the latch  
N3/N4. After the cover is replaced, a low reset on the CI output  
will pull down the input of N4, resetting the latch.  
C
R1  
10k⍀  
CI  
AD22105  
TEMP.  
SENSOR  
Q1  
R
SET  
1N914  
1N914  
Figure 8b. Using the CI Input with a Tem perature Sensor  
+5V  
CMOS  
BACKUP  
BATTERY  
MRD901  
Note: T he chassis intrusion input does not have a protective  
clamp diode to VCC, as this could pull down the chassis intru-  
sion latch and reset it when the ADM9240 was powered down.  
74HC132  
100k⍀  
CI  
470k⍀  
TH E AD M9240 INTERRUP T STRUCTURE  
T he Interrupt Structure of the ADM9240 is shown in Figure 9.  
As each measurement value is obtained and stored in the  
appropriate value register, the value and the limits from the  
corresponding limit registers are fed to the high and low limit  
comparators. T he result of each comparison (1 = out of limit,  
0 = in limit) is routed to the corresponding bit input of the  
Interrupt Status Registers via a data demultiplexer and used to  
set that bit high or low as appropriate.  
10k⍀  
Figure 8a. Chassis Intrusion Detector and Latch  
T he Interrupt Mask Registers have bits corresponding to each of  
the Interrupt Status Register Bits. Setting an Interrupt Mask Bit  
high forces the corresponding Status Bit output low, while set-  
ting an Interrupt Mask Bit low allows the corresponding Status  
Bit to be asserted. After masking, the status bits are all ORed  
together to produce the INT output, which will pull low if any  
unmasked status bit goes high, i.e., when any measured value  
goes out of limit.  
T he Chassis Intrusion input can also be used for other types of  
alarm input. Figure 8b shows a temperature alarm circuit using  
an AD22105 temperature switch sensor. T his produces a low-  
going output when the preset temperature is exceeded, so the  
output is inverted by Q1 to make it compatible with the CI  
input. Q1 can be almost any small-signal NPN transistor, or a  
T T L or CMOS inverter gate may be used if one is available. See  
the AD22105 data sheet for information on selecting RSET  
.
T he INT output is enabled when Bit 1 of the Configuration  
Register (INT_Enable) is high, and Bit 3 (INT_Clear) is low.  
+V  
CCP2  
+12V  
HIGH LIMIT  
1 = OUT  
OF LIMIT  
+3.3V  
FROM VALUE  
AND LIMIT  
REGISTERS  
+2.5V  
+5V  
VALUE  
HIGH AND  
LOW LIMIT  
COMPARATORS  
DATA  
DEMULTIPLEXER  
INTERRUPT  
STATUS  
+V  
CCP1  
LOW LIMIT  
REGISTERS  
TEMP  
FAN1  
FAN2  
MASK GATING 
؋
 10  
STATUS  
BIT  
MASK  
BIT  
INT  
CI (CHASSIS INTRUSION)  
INTERRUPT  
MASK  
REGISTERS  
MASKING DATA  
FROM BUS  
INT_ENABLE  
INT_CLEAR  
CONFIGURATION  
REGISTER  
Figure 9. Interrupt Register Structure  
–14–  
REV. 0