ADF4110/ADF4111/ADF4112/ADF4113
TIMING CHARACTERISTICS
Guaranteed by design but not production tested. AVDD = DVDD = 3 V 10ꢀ, 5 V 10ꢀ% AVDD ≤ VP ≤ 6 V%
AGND = DGND = CPGND = 0 V% RSET = 4.7 kΩ% TA = TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Limit at TMIN to TMAX (B Version)
Unit
Test Conditions/Comments
DATA to CLOCK setup time
DATA to CLOCK hold time
CLOCK high duration
CLOCK low duration
t1
t2
t3
t4
t5
t6
10
10
25
25
10
20
ns min
ns min
ns min
ns min
ns min
ns min
CLOCK to LE setup time
LE pulse width
t3
t4
CLOCK
t1
t2
DB1
(CONTROL BIT C2)
DB0 (LSB)
(CONTROL BIT C1)
DB20 (MSB)
DB19
DB2
DATA
LE
t6
t5
LE
Figure 2. Timing Diagram
Rev. C | Page 5 of 28