AD7714–SPECIFICATIONS
(AV = + 3.3otherwiseV,noted.=All+3.3 V to +5 V, REF IN(+) =unless otherwise noted.)+2.5 V
V to +5 DV
+1.25 V (AD7714-3) or
(AD7714-5); REF IN(–) = AGND; MCLK IN = 1 MHz to 2.4576 MHz unless
specifications T to T
DD
DD
MIN
MAX
Parameter
TRANSDUCER BURNOUT
14
Current
Initial Tolerance
Drift
SYSTEM CALIBRATION
Positive Full-Scale Calibration Limit
15
Negative Full-Scale Calibration Limit
15
Offset Calibration Limit
16
Input Span
16
POWER REQUIREMENTS
Power Supply Voltages
AV
DD
Voltage (AD7714-3)
AV
DD
Voltage (AD7714-5)
DV
DD
Voltage
Power Supply Currents
AV
DD
Current
A Versions
1
±
10
0.1
(1.05
×
V
REF
)/GAIN
–(1.05
×
V
REF
)/GAIN
–(1.05
×
V
REF
)/GAIN
0.8
×
V
REF
/GAIN
(2.1
×
V
REF
)/GAIN
Units
µA
nom
% typ
%/°C typ
V max
V max
V max
V min
V max
Conditions/Comments
GAIN Is the Selected PGA Gain (Between 1 and 128)
GAIN Is the Selected PGA Gain (Between 1 and 128)
GAIN Is the Selected PGA Gain (Between 1 and 128)
GAIN Is the Selected PGA Gain (Between 1 and 128)
GAIN Is the Selected PGA Gain (Between 1 and 128)
+3 to +3.6
+4.75 to +5.25
+3 to +5.25
V
V
V
For Specified Performance
For Specified Performance
For Specified Performance
AV
DD
= 3.3 V or 5 V. BST Bit of Filter High Register = 0
17
Typically 0.2 mA. BUFFER = 0 V. f
CLK IN
= 1 MHz or 2.4576 MHz
Typically 0.4 mA. BUFFER = DV
DD
. f
CLK IN
= 1 MHz or 2.4576 MHz
AV
DD
= 3.3 V or 5 V. BST Bit of Filter High Register = 1
17
Typically 0.3 mA. BUFFER = 0 V. f
CLK IN
= 2.4576 MHz
Typically 0.8 mA. BUFFER = DV
DD
. f
CLK IN
= 2.4576 MHz
Digital I/Ps = 0 V or DV
DD.
External MCLK IN
Typically 0.15 mA. DV
DD
= 3.3 V. f
CLK IN
= 1 MHz
Typically 0.3 mA. DV
DD
= 5 V. f
CLK IN
= 1 MHz
Typically 0.4 mA. DV
DD
= 3.3 V. f
CLK IN
= 2.4576 MHz
Typically 0.6 mA. DV
DD
= 5 V. f
CLK IN
= 2.4576 MHz
AV
DD
= DV
DD
= +3.3 V. Digital I/Ps = 0 V or DV
DD
. External MCLK IN
Typically 1.25 mW. BUFFER = 0 V. f
CLK IN
= 1 MHz. BST Bit = 0
Typically 1.8 mW. BUFFER = +3.3 V. f
CLK IN
= 1 MHz. BST Bit = 0
Typically 2 mW. BUFFER = 0 V. f
CLK IN
= 2.4576 MHz. BST Bit = 0
Typically 2.6 mW. BUFFER = +3.3 V. f
CLK IN
= 2.4576 MHz. BST Bit = 0
AV
DD
= DV
DD
= +5 V. Digital I/Ps = 0 V or DV
DD
. External MCLK IN
Typically 2.5 mW. BUFFER = 0 V. f
CLK IN
= 1 MHz. BST Bit = 0
Typically 3.5 mW. BUFFER = +5 V. f
CLK IN
= 1 MHz. BST Bit = 0
Typically 4 mW. BUFFER = 0 V. f
CLK IN
= 2.4576 MHz. BST Bit = 0
Typically 5 mW. BUFFER = +5 V. f
CLK IN
= 2.4576 MHz. BST Bit = 0
External MCLK IN = 0 V or DV
DD
. Typically 20
µA.
V
DD
= +5 V
External MCLK IN = 0 V or DV
DD
. Typically 5
µA.
V
DD
= +3.3 V
0.27
0.6
0.5
1.1
DV
DD
Current
18
0.23
0.4
0.5
0.8
See Note 20
1.65
2.75
2.55
3.65
Normal-Mode Power Dissipation
3.35
5
5.35
7
40
10
mA max
mA max
mA max
mA max
mA max
mA max
mA max
mA max
dB typ
mW max
mW max
mW max
mW max
mW max
mW max
mW max
mW max
µA
max
µA
max
Power Supply Rejection
19
Normal-Mode Power Dissipation
18
Standby (Power-Down) Current
21
Standby (Power-Down) Current
21
NOTES
15
After calibration, if the input voltage exceeds positive full scale, the converter will output all 1s. If the input is less than negative full scale, then the device outputs all 0s.
16
These calibration and span limits apply provided the absolute voltage on the analog inputs does not exceed AV
DD
+ 30 mV or go more negative than AGND – 30 mV. The
offset calibration limit applies to both the unipolar zero point and the bipolar zero point.
17
For higher gains (≥8) at f
CLK IN
= 2.4576 MHz, the BST bit of the Filter High Register must be set to 1. For other conditions, it can be set to 0.
18
When using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the DV
DD
current and power dissipation will vary depending on the crystal
or resonator type (see Clocking and Oscillator Circuit section).
19
Measured at dc and applies in the selected passband. PSRR at 50 Hz will exceed 120 dB with filter notches of 5 Hz, 10 Hz, 25 Hz or 50 Hz. PSRR at 60 Hz will exceed 120 dB
with filter notches of 6 Hz, 10 Hz, 30 Hz or 60 Hz.
20
PSRR depends on gain. For Gain of 1 : 70 dB typ: For Gain of 2 : 75 dB typ; For Gain of 4 : 80 dB typ; For Gains of 8 to 128 : 85 dB typ.
21
If the external master clock continues to run in standby mode, the standby current increases to 150
µA
typical with 5 V supplies and 75
µA
typical with 3.3 V supplies. When
using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the internal oscillator continues to run in standby mode and the power dissipation
depends on the crystal or resonator type (see Standby Mode section).
Specifications subject to change without notice.
–4–
REV. C
AD [ ANALOG DEVICES ]
