欢迎访问ic37.com |
会员登录 免费注册
发布采购

7447797470 参数 Datasheet PDF下载

7447797470图片预览
型号: 7447797470
PDF下载: 下载PDF文件 查看货源
内容描述: 双5 A, 20 V同步降压型 [Dual 5 A, 20 V Synchronous Step-Down]
分类和应用:
文件页数/大小: 32 页 / 831 K
品牌: ADI [ ADI ]
 浏览型号7447797470的Datasheet PDF文件第14页浏览型号7447797470的Datasheet PDF文件第15页浏览型号7447797470的Datasheet PDF文件第16页浏览型号7447797470的Datasheet PDF文件第17页浏览型号7447797470的Datasheet PDF文件第19页浏览型号7447797470的Datasheet PDF文件第20页浏览型号7447797470的Datasheet PDF文件第21页浏览型号7447797470的Datasheet PDF文件第22页  
ADP2325  
Data Sheet  
If the overcurrent counter reaches 10, or if the FBx pin voltage  
falls to 0.2 V after the soft start, the device enters hiccup mode.  
During this mode, the high-side MOSFET and low-side driver are  
both turned off. The device remains in this mode for seven soft  
start cycles and then attempts to restart from soft start. If the  
current-limit fault is cleared, the device resumes normal  
operation; otherwise, it reenters hiccup mode.  
Coincident Tracking  
A common application is coincident tracking, which is shown in  
Figure 48. Coincident tracking limits the slave output voltage to  
be the same as the master voltage until it reaches regulation. To  
enable coincident tracking, set RTRK_TOP = RTOP and RTRK_BOT = RBOT  
.
V
V
MASTER  
The ADP2325 provides a negative current limit. When the low-side  
FET voltage exceeds the negative current-limit threshold voltage  
(50 mV typical), the low-side FET turns off immediately for the  
remainder of this cycle. Both the high-side and low-side FETs  
turn off until the next cycle.  
SLAVE  
TIME  
In some cases, the input voltage (PVIN) ramp rate is too slow  
or the output capacitor is too large to support the set regulation  
voltage during the soft start, causing the device to enter the  
hiccup mode. To prevent such cases, use a resistor divider at the  
ENx pin to program the UVLO of the input voltage or use a  
longer soft start time.  
Figure 48. Coincident Tracking  
Ratiometric Tracking  
In ratiometric tracking, the slave output voltage is limited to a frac-  
tion of the master voltage. In this application, the slave and master  
voltages reach their final values at the same time (see Figure 49).  
V
MASTER  
VOLTAGE TRACKING  
The ADP2325 has a tracking input, TRKx, that allows the output  
voltage to track an external (master) voltage. Voltage tracking  
allows power sequencing applicable for FPGAs, DSPs, and ASICs,  
which may require a power sequence between the core and the I/O  
voltages.  
V
SLAVE  
TIME  
Figure 49. Ratiometric Tracking  
The internal error amplifier includes three positive inputs: the  
internal reference voltage, the soft start voltage, and the tracking  
input voltage. The error amplifier regulates the feedback voltage  
to the lowest of the three voltages. To track a master voltage,  
connect the TRKx pin to a resistor divider from the master  
voltage, as shown in Figure 47.  
The ratio of the slave output voltage to the master voltage is a  
function of the two dividers, as follows:  
RTOP  
RBOT  
1+  
VSLAVE  
VMASTER  
=
RTRK _TOP  
RTRK _ BOT  
V
MASTER  
1+  
R
TRK_TOP  
V
SLAVE  
The final TRKx pin voltage must be higher than 0.54 V. If the  
tracking function is not used, connect the TRKx pin to INTVCC.  
TRKx  
SWx  
ADP2325  
PARALLEL OPERATION  
R
R
R
TRK_BOT  
TOP  
The ADP2325 supports a 2-phase parallel operation to provide  
a single output of 10 A. To configure the ADP2325 as a 2-phase  
single output  
FBx  
BOT  
1. Connect the FB2 pin to INTVCC, thereby disabling the  
Channel 2 error amplifier.  
Figure 47. Voltage Tracking  
2. Connect COMP1 to COMP2 and connect EN1 to EN2.  
3. Use SS1 to set the soft start time and keep SS2 open.  
During parallel operation, the voltages of PVIN1 and PVIN2  
should be the same.  
Rev. 0 | Page 18 of 32  
 
 
 
 
 
 复制成功!