ACT5880
Rev 2, 03-Sep-13
REGISTER AND BIT DESCRIPTIONS CONT’D
DEFAULT
and
ACCESS
ADDRESS
and BIT
BLOCK
NAME
DESCRIPTION
Set 0 for using the xtal oscillator; Set 1 for using the buck switch clock.
7
6
CLKSRC
nWKALM
0
0
W/R
W/R
Set 0 for enabling alarm against time match. Register 0x3C and 0x3D
need to be set 0x80 and 0x08 previous to setting this bit.
5
4
3
2
1
0
7
x
x
x
x
x
x
x
0
0
0
0
0
0
x
x
x
x
x
x
x
x
Not used.
Not used.
Not used.
Not used.
Not used.
Not used.
Not used.
0x9C
Set 1 to load RTC with the data stored in all setting registers by its 0
to 1 transition.
6
5
RCL
0
0
W/R
W/R
Set 1 for enabling RTC alarm. Register 0x3C and 0x3D need to be
set 0x80 and 0x08 previous to setting this bit.
RAAI
4
3
2
1
RDAI
RHAI
RMAI
RSAI
0
0
0
0
W/R Set 1 for interrupt assertion for 1s when day count changes.
W/R Set 1 for interrupt assertion for 1s when hours count changes.
W/R Set 1 for interrupt assertion for 1s when minute count changes.
W/R Set 1 for interrupt assertion for 0.5s when second count changes.
0xA0
RTC
Set 1 to enable the RTC, set 0 to disable the RTC. This bit is cleared
to 0 when the RTC power losses.
0
RTCEN
0
W/R
Not used.
Not used.
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
x
x
x
0
0
0
0
0
0
x
x
0
0
0
0
0
0
x
x
x
Setting register for seconds. Store the seconds into this register firstly,
then set the RCL[ ] to 1 to load the RTC.
SETSEC[5]
SETSEC[4]
SETSEC[3]
SETSEC[2]
SETSEC[1]
SETSEC[0]
x
W/R
W/R
W/R
W/R
W/R
W/R
x
0xA4
Not used.
Not used.
x
x
Setting register for minutes. Store the minutes into this register firstly,
then set the RCL[ ] to 1 to load the RTC.
SETMIN[5]
SETMIN[4]
SETMIN[3]
SETMIN[2]
SETMIN[1]
SETMIN[0]
W/R
W/R
W/R
W/R
W/R
W/R
0xA8
Note:
W/R: Write and read accessible. X is uncertain volume.
www.active-semi.com
Copyright © 2013 Active-Semi, Inc.
Active-Semi Confidential―Do Not Copy or Distribute
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.
I2CTM is a trademark of NXP.
- 32 -
ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
