欢迎访问ic37.com |
会员登录 免费注册
发布采购

ACT5880_14 参数 Datasheet PDF下载

ACT5880_14图片预览
型号: ACT5880_14
PDF下载: 下载PDF文件 查看货源
内容描述: [15 Channels Advanced PMU for Smart Phone]
分类和应用:
文件页数/大小: 87 页 / 1327 K
品牌: ACTIVE-SEMI [ ACTIVE-SEMI, INC ]
 浏览型号ACT5880_14的Datasheet PDF文件第25页浏览型号ACT5880_14的Datasheet PDF文件第26页浏览型号ACT5880_14的Datasheet PDF文件第27页浏览型号ACT5880_14的Datasheet PDF文件第28页浏览型号ACT5880_14的Datasheet PDF文件第30页浏览型号ACT5880_14的Datasheet PDF文件第31页浏览型号ACT5880_14的Datasheet PDF文件第32页浏览型号ACT5880_14的Datasheet PDF文件第33页  
ACT5880  
Rev 2, 03-Sep-13  
REGISTER AND BIT DESCRIPTIONS CONT’D  
DEFAULT  
and  
ACCESS  
ADDRESS  
and BIT  
BLOCK  
NAME  
DESCRIPTION  
Set the LSB weight of the linear current setting of the open-  
drain driver. [1:0]=00 for 0.4mA, 01 for 0.8mA, 10 for 1.2mA, 11  
for 1.6mA.  
7
ISCALE3[1]  
0
W/R  
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
ISCALE3[0]  
ISET3[5]  
ISET3[4]  
ISET3[3]  
ISET3[2]  
ISET3[1]  
ISET3[0]  
DUTY3[7]  
DUTY3[6]  
DUTY3[5]  
DUTY3[4]  
DUTY3[3]  
DUTY3[2]  
DUTY3[1]  
DUTY3[0]  
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Driver output current setting in linear code, no offset.  
[5:0]=0 for 0mA output. Full scale output currents are 25.2mA,  
50.4mA, 75.6mA and 100.8mA respectively with different LSB  
weights.  
0x76  
W/R  
ODO3  
PWM duty setting. [7:0]=0x00 for 0%, [7:0]=0xFF for 100%.  
For linear duty setting option, the LSB weight is 0.4% for code  
0x00 to 0xFE, which is 0% to 99.2% of duty. The code 0xFF is  
forced for 100% duty.  
For the non-linear duty setting option, refer to the table of NON-  
LINEAR DUTY SETTING for code to duty cross.  
0x77  
W/R  
Driver circuit over temperature indicator. This bit is cleared to 0  
if the driver circuit over temperature happens.  
7
6
5
4
THERMAL_OK  
OK1  
1
0
0
0
R
R
R
R
Indicator for ODO1 out current of regulation (open LED de-  
tected).  
Indicator for ODO2 out current of regulation (open LED de-  
tected).  
OK2  
Indicator for ODO3 out current of regulation (open LED de-  
tected).  
OK3  
ODO  
0x79  
Reserved for future use.  
3
2
1
RFU  
RFU  
RFU  
1
0
0
R
Reserved for future use.  
W/R  
W/R  
Reserved for future use.  
Set 1 to select data buffers. Buffered data is updated to each  
0
BUFFER  
0
W/R output simultaneously when this bit is cleared to 0, for synchro-  
nized output.  
Note:  
W/R: Write and read accessible. R: Read accessible, writing to the bit does not make change to the volume. WE/R: Write  
and read accessible, write exact what it is before to avoid unexpected behavior. X is uncertain volume.  
www.active-semi.com  
Copyright © 2013 Active-Semi, Inc.  
Active-Semi ConfidentialDo Not Copy or Distribute  
ActivePMUTM and ActivePathTM are trademarks of Active-Semi.  
I2CTM is a trademark of NXP.  
- 29 -  
 复制成功!