欢迎访问ic37.com |
会员登录 免费注册
发布采购

OTB25LPLL 参数 Datasheet PDF下载

OTB25LPLL图片预览
型号: OTB25LPLL
PDF下载: 下载PDF文件 查看货源
内容描述: 超快速的本地和长途线网络 [Ultra-Fast Local and Long-Line Network]
分类和应用:
文件页数/大小: 174 页 / 1510 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号OTB25LPLL的Datasheet PDF文件第37页浏览型号OTB25LPLL的Datasheet PDF文件第38页浏览型号OTB25LPLL的Datasheet PDF文件第39页浏览型号OTB25LPLL的Datasheet PDF文件第40页浏览型号OTB25LPLL的Datasheet PDF文件第42页浏览型号OTB25LPLL的Datasheet PDF文件第43页浏览型号OTB25LPLL的Datasheet PDF文件第44页浏览型号OTB25LPLL的Datasheet PDF文件第45页  
PLUS  
ProASIC  
Flash Family FPGAs  
Table 1-21 DC Electrical Specifications (VDDP = 2.5 V ±0.2V) (Continued)  
Commercial/Industrial/  
Military/MIL-STD-8831, 2  
Symbol  
Parameter  
Conditions  
Min.  
Typ.  
Max.  
Units  
IOSH  
Output Short Circuit Current High  
High Drive (OB25LPH)  
Low Drive (OB25LPL)  
mA  
VIN = VSS  
VIN = VSS  
–120  
–100  
IOSL  
Output Short Circuit Current Low  
High Drive (OB25LPH)  
Low Drive (OB25LPL)  
mA  
VIN = VDDP  
VIN = VDDP  
100  
30  
CI/O  
I/O Pad Capacitance  
10  
10  
pF  
pF  
CCLK  
Notes:  
Clock Input Pad Capacitance  
1. All process conditions. Commercial/Industrial: Junction Temperature: –40 to +110°C.  
2. All process conditions. Military: Junction Temperature: –55 to +150°C.  
3. All –F parts are available only as commercial.  
4. No pull-up resistor.  
5. This will not exceed 2 mA total per device.  
6. During transitions, the input signal may overshoot to VDDP +1.0V for a limited time of no larger than 10% of the duty cycle.  
7. During transitions, the input signal may undershoot to -1.0V for a limited time of no larger than 10% of the duty cycle.  
v5.2  
1-37  
 复制成功!