PLUS
ProASIC
Flash Family FPGAs
Array Coordinates
During many place-and-route operations in Actel’s
Designer software tool, it is possible to set constraints
that require array coordinates.
cells and core cells. In addition, the I/O coordinate system
changes depending on the die/package combination.
Core cell coordinates start at the lower left corner
(represented as (1,1)) or at (1,5) if memory blocks are
present at the bottom. Memory coordinates use the
same system and are indicated in Table 1-2. The memory
coordinates for an APA1000 are illustrated in Figure 1-8.
For more information on how to use constraints, see the
Designer User’s Guide or online help for ProASICPLUS
software tools.
Table 1-2 is provided as a reference. The array coordinates
are measured from the lower left (0,0). They can be used in
region constraints for specific groups of core cells, I/Os, and
RAM blocks. Wild cards are also allowed.
I/O and cell coordinates are used for placement
constraints. Two coordinate systems are needed because
there is not a one-to-one correspondence between I/O
Table 1-2 • Array Coordinates
Logic Tile
Memory Rows
Min.
Max.
Bottom
y
Top
All
Device
APA075
APA150
APA300
APA450
APA600
APA750
APA1000
x
1
1
1
1
1
1
1
y
1
1
5
5
5
5
5
x
y
y
Min.
0,0
0,0
0,0
0,0
0,0
0,0
0,0
Max.
97, 37
96
32
–
(33,33) or (33, 35)
(49,49) or (49, 51)
(69,69) or (69, 71)
(69,69) or (69, 71)
(101,101) or (101, 103)
(133,133) or (133, 135)
(165,165) or (165, 167)
128
128
192
224
256
352
48
–
129, 53
129, 73
193, 73
68
(1,1) or (1,3)
(1,1) or (1,3)
(1,1) or (1,3)
(1,1) or (1,3)
(1,1) or (1,3)
68
100
132
164
225, 105
257, 137
353, 169
Memory
Blocks
(1,169)
(1,167)
(1,165)
(1,164)
(353,169)
(352,167)
(352,165)
(352,164)
Core
(1,5)
(1,3)
(1,1)
(352,5)
(352,3)
(352,1)
(0,0)
(353,0)
Memory
Blocks
Figure 1-8 • Core Cell Coordinates for the APA1000
1-8
v5.2