欢迎访问ic37.com |
会员登录 免费注册
发布采购

A1240DX-1PLB 参数 Datasheet PDF下载

A1240DX-1PLB图片预览
型号: A1240DX-1PLB
PDF下载: 下载PDF文件 查看货源
内容描述: 集成系列FPGA : 1200XL和3200DX家庭 [Integrator Series FPGAs: 1200XL and 3200DX Families]
分类和应用:
文件页数/大小: 84 页 / 3116 K
品牌: ACTEL [ Actel Corporation ]
 浏览型号A1240DX-1PLB的Datasheet PDF文件第42页浏览型号A1240DX-1PLB的Datasheet PDF文件第43页浏览型号A1240DX-1PLB的Datasheet PDF文件第44页浏览型号A1240DX-1PLB的Datasheet PDF文件第45页浏览型号A1240DX-1PLB的Datasheet PDF文件第47页浏览型号A1240DX-1PLB的Datasheet PDF文件第48页浏览型号A1240DX-1PLB的Datasheet PDF文件第49页浏览型号A1240DX-1PLB的Datasheet PDF文件第50页  
Integrator Series FPGAs: 1200XL and 3200DX Families  
A32140DX Timing Characteristics (continued)  
(Worst-Case Commercial Conditions V  
= 4.75 V, T = 70°C)  
J
CC  
3.3V ‘Std’  
Speed  
‘–2 Speed  
‘–1’ Speed  
Min. Max.  
‘Std’ Speed  
‘–F’ Speed  
Min. Max.  
Parameter Description  
Min.  
Max.  
Min.  
Max.  
Min.  
Max.  
Units  
1
TTL Output Module Timing  
t
t
t
t
t
t
t
t
t
t
t
t
Data-to-Pad High  
3.3  
3.5  
4.1  
4.4  
7.1  
7.1  
6.5  
6.5  
4.4  
4.6  
5.5  
5.9  
9.5  
9.5  
8.7  
8.7  
5.1  
5.4  
6.7  
7.1  
6.0  
6.3  
ns  
ns  
DLH  
DHL  
ENZH  
ENZL  
ENHZ  
ENLZ  
GLH  
GHL  
LSU  
Data-to-Pad Low  
Enable-Pad Z to High  
6.4  
8.4  
7.5  
ns  
Enable-Pad Z to Low  
6.9  
9.0  
8.1  
ns  
Enable-Pad High to Z  
11.1  
11.1  
10.2  
10.2  
14.5  
14.5  
13.3  
13.3  
13.0  
13.0  
12.0  
12.0  
ns  
Enable-Pad Low to Z  
ns  
G-to-Pad High  
ns  
G-to-Pad Low  
ns  
I/O Latch Output Set-Up  
I/O Latch Output Hold  
0.4  
0.0  
0.6  
0.0  
0.7  
0.0  
0.9  
0.0  
0.82  
0.0  
ns  
ns  
LH  
I/O Latch Clock-Out (Pad-to-Pad) 32 I/O  
Array Latch Clock-Out (Pad-to-Pad) 32 I/O  
Capacitive Loading, Low to High  
Capacitive Loading, High to Low  
8.4  
11.1  
15.7  
0.04  
0.03  
0.04  
13.1  
18.5  
0.05  
0.07  
0.05  
17.0  
24.1  
0.07  
0.1  
15.4  
21.7  
0.06  
0.08  
0.06  
ns  
LCO  
ACO  
11.8  
0.03  
0.02  
0.03  
ns  
d
d
ns/pF  
ns/pF  
ns/pF  
TLH  
THL  
t
Hard-Wired Wide-Decode Output  
1
0.07  
WDO  
CMOS Output Module Timing  
t
t
t
t
t
t
t
t
t
t
t
t
Data-to-Pad High  
3.5  
3.3  
4.1  
4.4  
7.1  
7.1  
6.5  
6.5  
4.6  
4.4  
5.5  
5.9  
9.5  
9.5  
8.7  
8.7  
5.4  
5.1  
7.1  
6.7  
6.0  
6.3  
ns  
ns  
DLH  
DHL  
ENZH  
ENZL  
ENHZ  
ENLZ  
GLH  
GHL  
LSU  
Data-to-Pad Low  
Enable-Pad Z to High  
6.4  
8.4  
7.5  
ns  
Enable-Pad Z to Low  
6.9  
9.0  
8.1  
ns  
Enable-Pad High to Z  
11.1  
11.1  
10.2  
10.2  
14.5  
14.5  
13.3  
13.3  
13.0  
13.0  
12.0  
12.0  
ns  
Enable-Pad Low to Z  
ns  
G-to-Pad High  
ns  
G-to-Pad Low  
ns  
I/O Latch Set-Up  
0.4  
0.0  
0.6  
0.0  
0.7  
0.0  
0.9  
0.0  
0.82  
0.0  
ns  
I/O Latch Hold  
ns  
LH  
I/O Latch Clock-Out (Pad-to-Pad) 32 I/O  
Array Latch Clock-Out (Pad-to-Pad) 32 I/O  
Capacitive Loading, Low to High  
Capacitive Loading, High to Low  
Hard-Wired Wide-Decode Output  
9.9  
13.9  
0.04  
0.04  
0.3  
13.3  
18.5  
0.06  
0.05  
0.4  
15.6  
21.8  
0.07  
0.06  
0.5  
20.3  
28.3  
0.1  
18.3  
25.6  
0.08  
0.07  
0.6  
ns  
LCO  
ACO  
ns  
d
d
ns/pF  
ns/pF  
ns/pF  
TLH  
THL  
0.1  
t
0.7  
WDO  
Note:  
1. Delays based on 35 pF loading.  
46  
Discontinued – v3.0  
 复制成功!