W89C840F
The W89C840F is a highly integrated Ethernet LAN controller for both 100BaseT and 10BaseT
Ethernet. It provides a host bus interface complying with the PCI local bus specification revision 2.1, and
the MII interface complying with the IEEE802.3u standard for easily implementing an Ethernet LAN
adapter. The built-in 2K bytes transmit FIFO and 4K bytes receive FIFO, controlled by the on-chip bus
master, are designed for improving network performance and reducing the host bus utilization.
The on-chip DMA controller handles the data transfer between the host memory and the FIFOs.
The data received from network are queued into the receive FIFO and then, directly moved into the host
memory through the PCI bus. On the other hand, the transmitted data are fetched from the host memory
and directly queued into the transmit FIFO. No extra on-board memory is needed for data buffering
during the data transceiving operation.
Many versatile registers, including host bus control registers, direct memory access(DMA)
control registers, media access control registers, and signature identification registers, are implemented
for system configuring. All of these long words accessible registers perform the status report and the
precisely control on the transmit and receive operation. It also provides an extra channel for the on-line
application program to update the on-board expansion ROM device in some specific application
environment.
Features
l
l
l
l
l
l
l
l
l
l
l
Complies with IEEE 802.3, 802.3u, ANSI 8802-3 and Ethernet standards
Supports PCI bus master mode for DMA operation, fully complying with PCI 2.1 standard
Early interrupt function available for both transmit and receive
Both half duplex and full duplex available
Independent deep receive and transmit FIFO and no onboard memory required
Flexible data structure for host compatibility and system performance
Supports 25 to 33 Mhz PCI clock speed
Supports full MII management function
Provides EEPROM and flash memory on-board programming function
Supports both big and little endian byte ordering for descriptor and buffer
Flexible address filtering modes
-- 64-bit hash-table and one perfect address
-- All multicast and promiscuous
l
l
l
l
l
A boot ROM interface, capable of supporting up to 256KB
Supports programmable sub-vendor ID with automatic loading into configuration register
Internal and external loopback mode for diagnostic
Single 5 volt power supply
100 pins PQFP package
Publication Release Date:April 1997
- 3 -
Revision A1
ETC [ ETC ]
