欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS525R-07LFT 参数 Datasheet PDF下载

ICS525R-07LFT图片预览
型号: ICS525R-07LFT
PDF下载: 下载PDF文件 查看货源
内容描述: [Clock Generator, 200MHz, CMOS, PDSO28, 0.150 INCH, ROHS COMPLIANT, MO-153, SSOP-28]
分类和应用: 时钟光电二极管外围集成电路晶体
文件页数/大小: 9 页 / 181 K
品牌: SPECTRUM [ SPECTRUM MICROWAVE, INC. ]
 浏览型号ICS525R-07LFT的Datasheet PDF文件第1页浏览型号ICS525R-07LFT的Datasheet PDF文件第2页浏览型号ICS525R-07LFT的Datasheet PDF文件第3页浏览型号ICS525R-07LFT的Datasheet PDF文件第4页浏览型号ICS525R-07LFT的Datasheet PDF文件第5页浏览型号ICS525R-07LFT的Datasheet PDF文件第6页浏览型号ICS525R-07LFT的Datasheet PDF文件第8页浏览型号ICS525R-07LFT的Datasheet PDF文件第9页  
PRELIMINARY INFORMATION  
ICS525-07/08  
LVCMOS User Configurable Clock  
AC Electrical Characteristics  
Unless stated otherwise, VDD = 1.8 V to 2.5 V  
Parameter  
Symbol  
Conditions  
Min.  
5
Typ.  
Max. Units  
Crystal input  
27  
50  
MHz  
MHz  
MHz  
MHz  
ns  
Input Frequency  
F
IN  
Clock input  
-40 to +85°C  
-40 to +85°C  
20% to 80%  
80% to 20%  
at VDD/2  
2
Output Frequency (ICS525-07)  
Output Frequency (ICS525-08)  
Output Clock Rise Time  
F
F
10  
0.4  
200  
200  
OUT  
OUT  
1
1
Output Clock Fall Time  
ns  
Output Clock Duty Cycle  
45  
49 to 51  
55  
50  
%
Power-down Time, PD low to  
clocks stopped  
ns  
ms  
ps  
ps  
ps  
ps  
Power-up Time, PD high to  
clocks stable  
5
Absolute Clock Period Jitter,  
VDD = 2.5 V  
t
Deviation from mean  
One Sigma  
ja  
One Sigma Clock Period Jitter,  
VDD = 2.5 V  
t
js  
ja  
Absolute Clock Period Jitter,  
VDD = 1.8 V  
t
Deviation from mean  
One Sigma  
One Sigma Clock Period Jitter,  
VDD = 1.8 V  
t
js  
NOTE 1: Phase relationship between input and output can change at power-up.  
MDS 525-07/08 A  
7
Revision 101105  
Integrated Circuit Systems, Inc. 525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com