PRELIMINARY INFORMATION
ICS525-07/08
LVCMOS User Configurable Clock
Pin Assignment (ICS525-08)
R5
S3
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
R4
2
R3
S0
3
R2
S1
4
R1
S2
5
R0
VDD
X1/ICLK
X2
6
VDD
REF
CLK
GND
PD
V8
7
8
GND
V0
9
10
11
12
13
14
V1
V2
V7
V3
V6
V4
V5
Pin Descriptions (ICS525-08)
Pin
Number
Pin
Name
Pin
Type
Pin Description
Reference divider word input pins.
1, 24-28
R5, R0-R4
I(PU)
I(PU)
2, 3, 4, 5 S0, S1, S2,
S3
Select pins for output divider. See table on page 4.
6, 23
7
VDD
X1/ICLK
X2
Power
X1
Connect to VDD.
Crystal connection. Connect to a parallel resonant fundamental crystal or input clock.
Crystal connection. Connect to a crystal or leave unconnected for clock.
Connect to ground.
8
X2
9, 20
10 - 18
19
GND
V0 - V8
PD
Power
I(PU)
Input
Output
Output
VCO divider word input pins.
Power-down. Active low. Turns off entire chip when low. Clock outputs stop low.
PLL output clock.
21
CLK
22
REF
Reference output. Buffered crystal oscillator (or clock) output.
MDS 525-07/08 A
3
Revision 101105
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 297-1201 ● www.icst.com