欢迎访问ic37.com |
会员登录 免费注册
发布采购

CYW256OXCT 参数 Datasheet PDF下载

CYW256OXCT图片预览
型号: CYW256OXCT
PDF下载: 下载PDF文件 查看货源
内容描述: 12输出缓冲器2和DDR 3 SRAM DIMMS [12 Output Buffer for 2 DDR and 3 SRAM DIMMS]
分类和应用: 逻辑集成电路静态存储器光电二极管驱动双倍数据速率
文件页数/大小: 7 页 / 141 K
品牌: SPECTRALINEAR [ SPECTRALINEAR INC ]
 浏览型号CYW256OXCT的Datasheet PDF文件第1页浏览型号CYW256OXCT的Datasheet PDF文件第2页浏览型号CYW256OXCT的Datasheet PDF文件第3页浏览型号CYW256OXCT的Datasheet PDF文件第5页浏览型号CYW256OXCT的Datasheet PDF文件第6页浏览型号CYW256OXCT的Datasheet PDF文件第7页  
W256  
Maximum Ratings  
Supply Voltage to Ground Potential..................–0.5 to +7.0V  
DC Input Voltage (except BUF_IN)............ –0.5V to VDD+0.5  
Storage Temperature .................................. –65°C to +150°C  
Static Discharge Voltage............................................>2000V  
(per MIL-STD-883, Method 3015)  
Operating Conditions[2]  
Parameter  
VDD3.3  
VDD2.5  
TA  
Description  
Min.  
3.135  
2.375  
0
Typ.  
Max.  
3.465  
2.625  
70  
Unit  
V
Supply Voltage  
Supply Voltage  
V
Operating Temperature (Ambient Temperature)  
Output Capacitance  
°C  
pF  
pF  
COUT  
CIN  
6
5
Input Capacitance  
Electrical Characteristics Over the Operating Range  
Parameter  
VIL  
Description  
Input LOW Voltage  
Input HIGH Voltage  
Input LOW Current  
Input HIGH Current  
Output HIGH Current  
Test Conditions  
Min.  
Typ.  
Max.  
Unit  
V
For all pins except SMBus  
0.8  
VIH  
IIL  
2.0  
V
VIN = 0V  
50  
50  
PA  
PA  
mA  
IIH  
VIN = VDD  
VDD = 2.375V  
OUT = 1V  
VDD = 2.375V  
OUT = 1.2V  
IOH  
–18  
26  
–32  
35  
V
IOL  
Output LOW Current  
mA  
V
VOL  
VOH  
IDD  
Output LOW Voltage[3]  
Output HIGH Voltage[3]  
IOL = 12 mA, VDD = 2.375V  
IOH = –12 mA, VDD = 2.375V  
Unloaded outputs, 133 MHz  
0.6  
V
V
1.7  
Supply Current[3]  
(DDR-Only mode)  
400  
500  
mA  
IDD  
Supply Current  
(DDR-Only mode)  
Loaded outputs, 133 MHz  
PWR_DWN# = 0  
mA  
IDDS  
Supply Current  
100  
PA  
VOUT  
Output Voltage Swing  
See Test Circuity (Refer to  
Figure 1)  
0.7  
VDD + 0.6  
V
VOC  
Output Crossing Voltage  
Input Clock Duty Cycle  
(VDD/2)  
–0.1  
VDD/2  
(VDD/2)  
+0.1  
V
INDC  
48  
52  
%
Notes:  
2. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.  
3. Parameter is guaranteed by design and characterization. Not 100% tested in production.  
Switching Characteristics[4]  
Parameter  
Name  
Operating Frequency  
Duty Cycle[4,5] = t2 yꢀt1  
Test Conditions  
Min.  
Typ.  
Max.  
Unit  
66  
180  
MHz  
Measured at 1.4V for 3.3V outputs  
Measured at VDD/2 for 2.5V outputs.  
INDC  
–5%  
INDC +5%  
%
t3  
t4  
SDRAM Rising Edge Rate[4]  
SDRAM Falling Edge Rate[4]  
Measured between 0.4V and 2.4V  
Measured between 2.4V and 0.4V  
1.0  
1.0  
2.50  
2.50  
V/ns  
V/ns  
Rev 1.0,November 25, 2006  
Page 4 of 7