OX9162
OXFORD SEMICONDUCTOR LTD.
6.3.10 Configuration B register
ECR[7:5] must be set to ‘111’ to access this register. Read
only, all bits will be set to 0, except for bit[6] which will
reflect the state of the interrupt.
logic 0 Þ FIFO has at least one free byte
FIFO completely full
When DCR[5} = ‘1’
logic 0 Þ FIFO has at least one free byte
logic 1 Þ FIFO full
6.3.11 Extended control register ‘ECR’
The Extended control register is located at offset 002h in
upper block. It is used to configure the operation of the
parallel port.
ECR[2]: serviceIntr - read
When DCR[5} = ‘0’
logic 1 Þ writeIntrThreshold (8) free bytes or more in
FIFO
When DCR[5} = ‘1’
logic 1 Þ readIntrThreshold (8) bytes or more in FIFO
ECR[4:0]: Reserved - write
These bits are reserved and must always be set to
“00001”.
ECR[7:5]: Mode – read / write
These bits define the operational mode of the parallel port.
ECR[0]: Empty - read
When DCR[5} = ‘0’
logic ‘000’
logic ‘001’
logic ‘010’
logic ‘011’
logic ‘100’
logic ‘101’
logic ‘110’
logic ‘111’
SPP
PS2
Reserved
ECR
EPP
Reserved
Test
logic 0 Þ FIFO contains at least one byte
logic 1 Þ FIFO completely empty
When DCR[5} = ‘1’
logic 0 Þ FIFO contains at least one byte
logic 1 Þ FIFO contains less than one byte
ECR[1]: Full - read
When DCR[5} = ‘0’
Config
Data Sheet Revision 1.1 PRELIMINARY
Page 24
OXFORD [ OXFORD SEMICONDUCTOR ]
