FEDL87V2107-01
OKI Semiconductor
ML87V2107
4.5 Input Through Mode
By setting the register setting PASS (SUB:72h-bit[0]) = 1, the data (YI[7:0], CI[7:0]) and Sync. signals (IVS,
IHS) that are input to the input system pins are directly output from the output system data (YO[7:0], CO[7:0])
and Sync. signal (OVS, OHS) pins. IHS is output from HREF pin at this time.
Table F4-5 Input Through Mode
Input pin
YI[7:0]
CI[7:0]
IVS
Output pin
YO[7:0]
CO[7:0]
OVS
OHS
IHS
HREF
IL
Y
Y
Y
Y
Y
YO[7:0]
CO[7:0]
OVS
IH
YI[7:0]
CI[7:0]
IVS
IL
IH
IL
IH
IL
OHS
IHS
IH
IL
IH
HREF
Internal
Circuit
PASS = 0: Internal processing signal output
PASS = 1: Signal through
PASS
Figure F4-5 Input Through Mode
94/152
OKI [ OKI ELECTRONIC COMPONETS ]
