欢迎访问ic37.com |
会员登录 免费注册
发布采购

EM785830AAP 参数 Datasheet PDF下载

EM785830AAP图片预览
型号: EM785830AAP
PDF下载: 下载PDF文件 查看货源
内容描述: 8位微控制器 [8-BIT MICRO-CONTROLLER]
分类和应用: 微控制器
文件页数/大小: 43 页 / 394 K
品牌: ELAN [ ELAN MICROELECTRONICS CORP ]
 浏览型号EM785830AAP的Datasheet PDF文件第33页浏览型号EM785830AAP的Datasheet PDF文件第34页浏览型号EM785830AAP的Datasheet PDF文件第35页浏览型号EM785830AAP的Datasheet PDF文件第36页浏览型号EM785830AAP的Datasheet PDF文件第38页浏览型号EM785830AAP的Datasheet PDF文件第39页浏览型号EM785830AAP的Datasheet PDF文件第40页浏览型号EM785830AAP的Datasheet PDF文件第41页  
EM785830AA  
8-bit Micro-controller  
XI. AC Electrical Characteristic  
CPU instruction timing (Ta = 25°C, AVDD=VDD=5V, VSS=0V)  
Parameter  
Symbol Condition  
Dclk  
Min  
45  
Typ  
50  
Max  
55  
Unit  
%
Input CLK duty cycle  
Instruction cycle time  
Tins  
32.768kHz  
3.582MHz  
60  
us  
550  
16  
ns  
Device delay hold time  
TCC input period  
Tdrh  
Ttcc  
Twdt  
ms  
ns  
Note 1  
(Tins+20)/N  
Watchdog timer period  
Ta = 25°C  
16  
ms  
Note 1: N= selected prescaler ratio.  
ADC characteristic (VDD = 5V, Ta = +25°C, for internal reference voltage)  
Parameter  
Symbol  
Vofh  
Condition  
Min  
Typ  
44  
Max  
52.8  
38.4  
Unit  
mV  
mV  
Upper bound offset voltage  
Lower bound offset voltage  
Vofl  
32  
*These parameters are characterized but not tested.  
* About ADC characteristic, please refer to next page.  
Timing characteristic (AVDD=VDD=5V,Ta=+25°C)  
Symbol  
Description  
Min Typ Max Unit  
Oscillator timing characteristic  
OSC start up  
32.768kHz  
Toscs  
400  
1500 ms  
10 us  
3.579MHz PLL  
5
SPI timing characteristic (CPU clock 3.58MHz and Fsco = 3.58Mhz /2)  
/SS set-up time  
/SS hold time  
SCLK high time  
SCLK low time  
SCLK rising time  
SCLK falling time  
SDI set-up time to the reading edge of SCLK  
SDI hold time to the reading edge of SCLK  
SDO disable time  
Tcss  
Tcsh  
Thi  
Tlo  
Tr  
560  
250  
250  
250  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
15  
15  
30  
30  
Tf  
Tisu  
Tihd  
Tdis  
25  
25  
560 ns  
Timing characteristic of reset  
The minimum width of reset low pulse  
The delay between reset and program start  
Trst  
Tdrs  
3
uS  
mS  
18  
__________________________________________________________________________________________________________________________________________________________________  
* This specification is subject to be changed without notice.  
35  
12/1/2004 V1.6  
 复制成功!