欢迎访问ic37.com |
会员登录 免费注册
发布采购

C9577AYB 参数 Datasheet PDF下载

C9577AYB图片预览
型号: C9577AYB
PDF下载: 下载PDF文件 查看货源
内容描述: [Processor Specific Clock Generator, 133.3MHz, CMOS, PDSO48, SSOP-48]
分类和应用: 时钟光电二极管外围集成电路晶体
文件页数/大小: 10 页 / 154 K
品牌: CYPRESS [ CYPRESS ]
 浏览型号C9577AYB的Datasheet PDF文件第2页浏览型号C9577AYB的Datasheet PDF文件第3页浏览型号C9577AYB的Datasheet PDF文件第4页浏览型号C9577AYB的Datasheet PDF文件第5页浏览型号C9577AYB的Datasheet PDF文件第7页浏览型号C9577AYB的Datasheet PDF文件第8页浏览型号C9577AYB的Datasheet PDF文件第9页浏览型号C9577AYB的Datasheet PDF文件第10页  
C9577  
Low EMI Clock Generator/Buffers for Pentium® II Systems  
Preliminary  
MAXIMUM RATINGS  
This device contains circuitry to protect the inputs  
against damage due to high static voltages or electric  
field; however, precautions should be taken to avoid  
application of any voltage higher than the maximum  
rated voltages to this circuit. For proper operation, Vin  
and Vout should be constrained to the range:  
VSS<(Vin or Vout)<VDD  
Unused inputs must always be tied to an appropriate  
logic voltage level (either VSS or VDD).  
Voltage Relative to VSS:  
Voltage Relative to VDD:  
Storage Temperature:  
Operating Temperature:  
Maximum Power Supply:  
-0.3V  
0.3V  
-65ºC to + 150ºC  
-0ºC to +70ºC  
5V  
ELECTRICAL CHARACTERISTICS  
Characteristic  
Symbol  
Min  
Typ  
Max  
0.8  
Units  
Vdc  
Conditions  
Applicable to Pins 25,26,27,28,29,30,31  
Input Low Voltage  
VIL1  
VIH1  
IIL  
-
-
-
Input High Voltage  
2.0  
-66  
-
Vdc  
µA  
Input Low Current (@VIL = VSS)  
Input High Current (@VIL = VDD)  
Tri-State leakage Current  
Dynamic Supply Current  
Dynamic Supply Current  
Static Supply Current  
-5  
Pull up  
Pull up  
IIH  
5
µA  
Ioz  
-
-
-
-
-
-
-
-
10  
µA  
Idd3.3V  
Idd2.5V  
Isdd  
TBD  
TBD  
TBD  
mA  
mA  
µA  
note 1  
note 2  
-
VDD = 3.3V ±5%, VDDC = VDDI = 2.5 + 5%, TA = 0ºC to +70ºC  
SWITCHING CHARACTERISTICS  
Characteristic  
Symbol  
Min  
Typ  
Max  
Units  
Conditions  
Output Duty Cycle  
-
45  
50  
55  
%
Measured at 1.5V for 3.3V signals  
Measured at 1.25V for 2.5 Volt signals  
Skew (CPU-CPU)  
Skew (PCI-PCI)  
tSKEW1  
-
-
-
-
-
-
175  
500  
pS  
pS  
pS  
see note 3  
see note 3  
see note 4  
tSKEW2  
+250  
Period Adjacent Cycles  
P  
VDD = 3.3V ±5%, VDDC = VDDI = 2.5 + 5%, TA = 0ºC to +70ºC  
Note 1: Measures current consumption through all VDD pins supplied with 3.3V (VDD, VDDS). All outputs loaded as per table7 below.  
Note 2: Measures current consumption through all VDD pins supplied with 2.5V (VDDC, VDDI). All outputs loaded as per table7 below.  
Note 3: All outputs loaded as per table 7 below. Probes are placed on the pins and taken at 1.5V levels.  
Note 4: This measurement is applicable with Spread Spectrum ON or OFF.  
Output name  
Max Load (in pF)  
CPU(1:4), IOAPIC(1:2), REF3  
PCI(_F,1:7)  
48 MHz, REF(1:2)  
20  
30  
15  
Table 7.  
INTERNATIONAL MICROCIRCUITS, INC. 525 LOS COCHES ST.  
MILPITAS, CA 95035 TEL: 408-263-6300 FAX 408-263-6571  
Rev 1.5  
4/22/1999  
Page 6 of 10