欢迎访问ic37.com |
会员登录 免费注册
发布采购

CS5132GDW24 参数 Datasheet PDF下载

CS5132GDW24图片预览
型号: CS5132GDW24
PDF下载: 下载PDF文件 查看货源
内容描述: 双CPU输出降压控制器 [Dual Output CPU Buck Controller]
分类和应用: 控制器
文件页数/大小: 19 页 / 242 K
品牌: CHERRY [ CHERRY SEMICONDUCTOR CORPORATION ]
 浏览型号CS5132GDW24的Datasheet PDF文件第1页浏览型号CS5132GDW24的Datasheet PDF文件第2页浏览型号CS5132GDW24的Datasheet PDF文件第3页浏览型号CS5132GDW24的Datasheet PDF文件第4页浏览型号CS5132GDW24的Datasheet PDF文件第6页浏览型号CS5132GDW24的Datasheet PDF文件第7页浏览型号CS5132GDW24的Datasheet PDF文件第8页浏览型号CS5132GDW24的Datasheet PDF文件第9页  
Electrical Characteristics: 0ûC < TA < 70ûC; 0ûC < TJ < 125ûC; VOUT2 ² 3.5V, 9V ² VCC1 ² 14V, 9V ² VCC2 ² 14V; 2.0V DAC Code  
(VID4= VID3 = VID2 = VID1 = 0, VID0 = 1), CGATE(H) = CGATE(L) = CGATE = 3.3nF, COFF = 390pF; Unless otherwise stated.  
PARAMETER  
TEST CONDITIONS  
MIN  
25  
TYP  
50  
MAX  
100  
UNIT  
Input Pull-up Resistance  
Pull-up Voltage  
VID4, VID3, VID2, VID1, VID0  
k½  
V
5.48  
5.65  
5.82  
GATE(H) and GATE(L)  
High Voltage at 100mA  
Low Voltage at 100mA  
Rise Time  
Measure VCC1/2 ÐGATE(L)/(H)  
Measure GATE(L)/(H)  
1.2  
1.0  
40  
40  
65  
65  
50  
2.1  
1.5  
80  
V
V
1.6V < GATE(H)/(L) < (VCC1/2 Ð 2.5V)  
(VCC1/2 Ð 2.5V) > GATE(L)/(H) > 1.6V  
GATE(H)<2V, GATE(L)>2V  
GATE(L)<2V, GATE(H)>2V  
Resistance to PGnd (Note 1)  
ns  
ns  
ns  
ns  
k½  
Fall Time  
80  
GATE(H) to GATE(L) Delay  
GATE(L) to GATE(H) Delay  
GATE pull-down  
30  
30  
20  
100  
100  
115  
VCORE Overcurrent Protection  
OVC Comparator Offset Voltage 0V < VOUT1 ² 3.5V  
Discharge Threshold Voltage  
77  
86  
101  
0.3  
mV  
V
0.2  
-7.0  
100  
0.25  
0.1  
VOUT1 Bias Current  
0.2V ² VOUT1 ² 3.5V  
COMP = 1V  
7.0  
µA  
µA  
OVC Latch Discharge Current  
V
800  
2500  
PWM Comparator 1  
PWM Comparator Offset Voltage 0V ² VFFB1 ² 3.5V  
0.95  
-7.0  
1.06  
200  
0.1  
1.18  
300  
7.0  
V
Transient Response  
VFFB1 Bias Current  
V
FFB1 = 0 to 3.5V  
ns  
µA  
0.2V ² VFFB1 ² 3.5V  
COFF1  
Off-Time  
1.0  
1.6  
550  
25  
2.3  
µs  
Charge Current  
Discharge Current  
VCOFF1 = 1.5V  
VCOFF1 = 1.5V  
µA  
mA  
Power-Good Output  
PWRGD Sink Current  
V
FB1 = 1.7V, VPWRGD = 5V  
0.5  
5
4
15  
12  
-5  
mA  
%
PWRGD Upper Threshold  
PWRGD Lower Threshold  
PWRGD Output Low Voltage  
% of nominal DAC code  
% of nominal DAC code  
VFB1 = 1.7V, IPWRGD = 500µA  
8.5  
-8.5  
0.2  
-12  
%
0.3  
V
Overvoltage Protection (OVP) Output  
OVP Source Current  
OVP Threshold  
OVP = 1V  
% of nominal DAC code  
OVP = 1mA, VCC1 - VOVP  
1
10  
25  
12  
1.5  
mA  
%
5
8.5  
1.1  
OVP Pull-up Voltage  
I
V
VI/O Switching Regulator Error Amplifier  
VFB2 Bias Current  
VFB2 = 0V  
-1.0  
15  
0.1  
30  
60  
80  
1.0  
60  
µA  
µA  
µA  
dB  
COMP2 Source Current  
COMP2 Sink Current  
Open Loop Gain  
COMP2 = 1.2V to 3.6V; VFB2 = 1V  
COMP2=1.2V; VFB2=1.4V;  
CCOMP2 = 0.1µF  
30  
120  
5