欢迎访问ic37.com |
会员登录 免费注册
发布采购

FW82443BX 参数 Datasheet PDF下载

FW82443BX图片预览
型号: FW82443BX
PDF下载: 下载PDF文件 查看货源
内容描述: 控制器杂项 - 数据表参考\n [Controller Miscellaneous - Datasheet Reference ]
分类和应用: 控制器
文件页数/大小: 132 页 / 642 K
品牌: ETC [ ETC ]
 浏览型号FW82443BX的Datasheet PDF文件第24页浏览型号FW82443BX的Datasheet PDF文件第25页浏览型号FW82443BX的Datasheet PDF文件第26页浏览型号FW82443BX的Datasheet PDF文件第27页浏览型号FW82443BX的Datasheet PDF文件第29页浏览型号FW82443BX的Datasheet PDF文件第30页浏览型号FW82443BX的Datasheet PDF文件第31页浏览型号FW82443BX的Datasheet PDF文件第32页  
Register Description  
82443BX. Registers that are marked as “Intel Reserved” must not be modified by system software.  
Writes to “Intel Reserved” registers may cause system failure. Reads to “Intel Reserved” registers  
may return a non-zero value. Software should not write to reserved configuration locations in the  
device-specific region (above address offset 3Fh)  
Upon reset, the 82443BX sets its internal configuration registers to predetermined default states.  
However, there are a few exceptions to this rule.  
1. When a reset occurs during the POS/STR state, several configuration bits are not reset to their  
default state. These bits are noted in the following register description.  
2. Some register values at reset are determined by external strapping options.  
The default state represents the minimum functionality feature set required to successfully bring up  
the system. Hence, it does not represent the optimal system configuration. It is the responsibility of  
the system initialization software (usually BIOS) to properly determine the DRAM configurations,  
operating parameters and optional system features that are applicable, and to program the  
82443BX registers accordingly.  
3.1  
I/O Mapped Registers  
The 82443BX contains three registers that reside in the CPU I/O address space the  
Configuration Address (CONFADD) Register, the Configuration Data (CONFDATA)  
Register, and the Power Management Control Register. The Configuration Address  
Register enables/disables the configuration space and determines what portion of  
configuration space is visible through the Configuration Data window.  
3.1.1  
CONFADD—Configuration Address Register  
I/O Address:  
Default Value:  
Access:  
0CF8h Accessed as a Dword  
00000000h  
Read/Write  
Size:  
32 bits  
CONFADD is a 32 bit register accessed only when referenced as a Dword. A Byte or Word  
reference will "pass through" the Configuration Address Register onto the PCI bus as an I/O cycle.  
The CONFADD register contains the Bus Number, Device Number, Function Number, and  
Register Number for which a subsequent configuration access is intended.  
3-2  
82443BX Host Bridge Datasheet  
 复制成功!