欢迎访问ic37.com |
会员登录 免费注册
发布采购

CXD3018Q/R 参数 Datasheet PDF下载

CXD3018Q/R图片预览
型号: CXD3018Q/R
PDF下载: 下载PDF文件 查看货源
内容描述: CD数字信号处理器,内置DigitalServo和DAC [CD Digital Signal Processor with Built-in DigitalServo and DAC ]
分类和应用: 数字信号处理器
文件页数/大小: 134 页 / 942 K
品牌: ETC [ ETC ]
 浏览型号CXD3018Q/R的Datasheet PDF文件第2页浏览型号CXD3018Q/R的Datasheet PDF文件第3页浏览型号CXD3018Q/R的Datasheet PDF文件第4页浏览型号CXD3018Q/R的Datasheet PDF文件第5页浏览型号CXD3018Q/R的Datasheet PDF文件第7页浏览型号CXD3018Q/R的Datasheet PDF文件第8页浏览型号CXD3018Q/R的Datasheet PDF文件第9页浏览型号CXD3018Q/R的Datasheet PDF文件第10页  
CXD3018Q/R  
Pin No.  
Output  
values  
I/O  
Symbol  
Description  
CXD  
CXD  
3018R  
3018Q  
33  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
SSTP  
FSTO  
FSTI  
I
O
I
Disc innermost track detection signal input.  
2/3 frequency division output for XTAI pin.  
2/3 frequency division input for XTAI pin.  
Sled drive output.  
34  
1, 0  
35  
36  
SFDR  
SRDR  
TFDR  
TRDR  
FFDR  
FRDR  
VSS  
O
O
O
O
O
O
I
1, 0  
1, 0  
1, 0  
1, 0  
1, 0  
1, 0  
37  
Sled drive output.  
38  
Tracking drive output.  
39  
Tracking drive output.  
40  
Focus drive output.  
41  
Focus drive output.  
42  
Digital GND.  
43  
VSS  
Digital GND.  
44  
TEST  
TES1  
Test pin. Normally, GND.  
Test pin. Normally, GND.  
45  
I
Crystal selection input. Low when the crystal is 16.9344MHz; high  
when the crystal is 33.8688MHz.  
46  
48  
XTSL  
I
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
VC  
I
I
I
Center voltage input.  
Focus error signal input.  
Sled error signal input.  
FE  
SE  
NC  
TE  
I
I
Tracking error signal input.  
Center servo analog input.  
RF signal input.  
CE  
RFDC  
ADIO  
AVSS0  
IGEN  
AVDD0  
ASYO  
ASYI  
BIAS  
RFAC  
AVSS3  
CLTV  
FILO  
FILI  
I
O
I
Analog Test pin. No connected.  
Analog GND.  
Operational amplifier constant current input.  
Analog power supply.  
O
I
1, 0  
EFM full-swing output. (low = Vss, high = VDD)  
Asymmetry comparator voltage input.  
Asymmetry circuit constant current input.  
EFM signal input.  
I
I
I
Analog GND.  
Multiplier VCO1 control voltage input.  
O
I
Analog Master PLL filter output. (slave = digital PLL)  
Master PLL filter input.  
PCO  
O
1, Z, 0 Master PLL charge pump output.  
6 –  
 复制成功!