欢迎访问ic37.com |
会员登录 免费注册
发布采购

U634H256SK35 参数 Datasheet PDF下载

U634H256SK35图片预览
型号: U634H256SK35
PDF下载: 下载PDF文件 查看货源
内容描述: POWERSTORE 32K ×8 NVSRAM [POWERSTORE 32K X 8 NVSRAM]
分类和应用: 内存集成电路静态存储器光电二极管
文件页数/大小: 14 页 / 248 K
品牌: ZMD [ Zentrum Mikroelektronik Dresden AG ]
 浏览型号U634H256SK35的Datasheet PDF文件第1页浏览型号U634H256SK35的Datasheet PDF文件第2页浏览型号U634H256SK35的Datasheet PDF文件第3页浏览型号U634H256SK35的Datasheet PDF文件第5页浏览型号U634H256SK35的Datasheet PDF文件第6页浏览型号U634H256SK35的Datasheet PDF文件第7页浏览型号U634H256SK35的Datasheet PDF文件第8页浏览型号U634H256SK35的Datasheet PDF文件第9页  
U634H256  
DC Characteristics  
Symbol  
Conditions  
Min.  
Max.  
Unit  
VCC  
IOH  
IOL  
= 4.5 V  
=-4 mA  
= 8 mA  
Output High Voltage  
Output Low Voltage  
VOH  
VOL  
2.4  
V
V
0.4  
-4  
VCC  
VOH  
VOL  
= 4.5 V  
= 2.4 V  
= 0.4 V  
Output High Current  
Output Low Current  
IOH  
IOL  
mA  
mA  
8
Input Leakage Current  
VCC  
= 5.5 V  
High  
Low  
IIH  
IIL  
VIH  
VIL  
= 5.5 V  
1
1
µA  
µA  
=
0 V  
-1  
-1  
Output Leakage Current  
VCC  
= 5.5 V  
High at Three-State- Output  
Low at Three-State- Output  
IOHZ  
IOLZ  
VOH  
VOL  
= 5.5 V  
µA  
µA  
=
0 V  
SRAM Memory Operations  
Symbol  
25  
35  
45  
Switching Characteristics  
No.  
Unit  
Read Cycle  
Alt.  
IEC  
Min. Max. Min. Max. Min. Max.  
1 Read Cycle Timef  
2 Address Access Time to Data Validg  
tAVAV  
tAVQV  
tELQV  
tcR  
ta(A)  
ta(E)  
ta(G)  
tdis(E)  
tdis(G)  
ten(E)  
ten(G)  
tv(A)  
25  
35  
45  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
25  
25  
10  
10  
10  
35  
35  
15  
13  
13  
45  
45  
20  
15  
15  
3 Chip Enable Access Time to Data Valid  
4 Output Enable Access Time to Data Valid tGLQV  
5 E HIGH to Output in High-Zh  
6 G HIGH to Output in High-Zh  
7 E LOW to Output in Low-Z  
tEHQZ  
tGHQZ  
tELQX  
5
0
3
0
5
0
3
0
5
0
3
0
8 G LOW to Output in Low-Z  
tGLQX  
9 Output Hold Time after Address Change  
10 Chip Enable to Power Activee  
11 Chip Disable to Power Standbyd, e  
tAXQX  
tELICCH  
tEHICCL  
tPU  
tPD  
25  
35  
45  
e: Parameter guaranteed but not tested.  
f: Device is continuously selected with E and G both LOW.  
g: Address valid prior to or coincident with E transition LOW.  
h: Measured ± 200 mV from steady state output voltage.  
4
April 21, 2004  
 复制成功!