欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8FMC04100QKSG 参数 Datasheet PDF下载

Z8FMC04100QKSG图片预览
型号: Z8FMC04100QKSG
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采-R电机控制闪存MCU [Z8 Encore-R Motor Control Flash MCUs]
分类和应用: 闪存微控制器和处理器外围集成电路电机时钟
文件页数/大小: 402 页 / 4558 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8FMC04100QKSG的Datasheet PDF文件第183页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第184页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第185页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第186页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第188页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第189页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第190页浏览型号Z8FMC04100QKSG的Datasheet PDF文件第191页  
Z8FMC16100 Series Flash MCU  
Product Specification  
165  
2
I C Master/Slave Controller Registers  
Table 91 summarizes the I2C master/slave controller’s software-accessible registers.  
2
Table 91. I C Master/Slave Controller Registers  
Name  
Abbreviation Description  
I2CDATA Transmit/receive data register.  
2
I C Data  
2
I C Interrupt Status I2CISTAT  
Interrupt status register.  
2
I C Control  
I2CCTL  
Control register—basic control functions.  
2
I C Baud Rate High I2CBRH  
High byte of baud rate generator initialization  
value.  
2
I C Baud Rate Low I2CBRL  
Low byte of baud rate generator initialization  
value.  
2
I C State  
I2CSTATE  
I2CMODE  
State register.  
2
I C Mode  
Selects MASTER or SLAVE modes, 7- or 10-bit  
addressing; configure address recognition, define  
slave address bits [9:8].  
2
I C Slave Address I2CSLVAD  
Defines slave address bits [7:0].  
2
Comparison with the Master Mode Only I C Controller  
Porting code written for the MASTER ONLY I2C controller found on other Z8 Encore!®  
parts to the I2C Master/Slave Controller is straightforward. The I2CDATA, I2CCTL,  
I2CBRH and I2CBRL Register definitions have not changed. The following bullets high-  
light the differences between these two designs.  
The Status (I2CSTATE) Register from the MASTER ONLY I2C controller is split into  
the Interrupt Status (I2CISTAT) Register and the State (I2CSTATE) Register because  
more interrupt sources are available. The ACK, 10B, TAS(now called AS), and DSS  
(now called DS) bits, formerly part of the Status Register, are now part of the State Reg-  
ister.  
The I2CSTATE Register was called the Diagnostic State (I2CDST) Register in the  
MASTER-mode-only version. The I2CDST Register provided diagnostic information.  
The I2CSTATE Register contains status and state information that may be useful to  
software in an operational mode.  
The I2CMODE Register was called the Diagnostic Control (I2CDIAG) Register in the  
MASTER-mode-only version. The I2CMODE Register provides control for the  
SLAVE modes of operation, as well as the most significant two bits of the 10-bit slave  
address.  
PS024604-1005  
P R E L I M I N A R Y  
I2C Master/Slave Controller Registers