Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x
Z8 Encore!®
175
Table 106. Analog-to-Digital Converter Electrical Characteristics and Timing (Continued)
VDD = 3.0 - 3.6V
TA = -400C to 1050C
Symbol Parameter
DC Offset Error
Minimum Typical Maximum Units Conditions
-50
–
25
mV 40-pin PDIP, 44-pin LQFP,
44-pin PLCC, and 68-pin
PLCC packages.
VREF
Internal Reference Voltage
–
–
2.0
–
–
V
Single-Shot Conversion
Time
5129
cycles System clock cycles
Continuous Conversion Time
Sampling Rate
–
256
–
cycles System clock cycles
System Clock / 256
Hz
kHz
kΩ
Signal Input Bandwidth
Analog Source Impedance
Input Impedance
–
–
–
–
3.5
RS
101
Zin
150
kΩ
20MHz system clock. Input
impedance increases with
lower system clock
frequency.
VREF
External Reference Voltage
AVDD
V
AVDD <= VDD. When using
an external reference voltage,
decoupling capacitance
should be placed from VREF
to AVSS.
1 Analog source impedance affects the ADC offset voltage (because of pin leakage) and input settling time.
PS017610-0404
Electrical Characteristics
ZILOG [ ZILOG, INC. ]
