欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F2401VN020SC 参数 Datasheet PDF下载

Z8F2401VN020SC图片预览
型号: Z8F2401VN020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采微控制器与闪存和10位A / D转换器 [Z8 Encore Microcontrollers with Flash Memory and 10-Bit A/D Converter]
分类和应用: 转换器闪存微控制器
文件页数/大小: 246 页 / 1767 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F2401VN020SC的Datasheet PDF文件第149页浏览型号Z8F2401VN020SC的Datasheet PDF文件第150页浏览型号Z8F2401VN020SC的Datasheet PDF文件第151页浏览型号Z8F2401VN020SC的Datasheet PDF文件第152页浏览型号Z8F2401VN020SC的Datasheet PDF文件第154页浏览型号Z8F2401VN020SC的Datasheet PDF文件第155页浏览型号Z8F2401VN020SC的Datasheet PDF文件第156页浏览型号Z8F2401VN020SC的Datasheet PDF文件第157页  
Z8F640x/Z8F480x/Z8F320x/Z8F240x/Z8F160x  
Z8 Encore!®  
135  
Set CONTto 1 to select continuous conversion.  
Write to VREFto enable or disable the internal voltage reference generator.  
Set CENto 1 to start the conversions.  
3. When the first conversion in continuous operation is complete (after 5129 system  
clock cycles, plus the 40 cycles for power-up, if necessary), the ADC control logic  
performs the following operations:  
CENresets to 0 to indicate the first conversion is complete. CENremains 0 for all  
subsequent conversions in continuous operation.  
An interrupt request is sent to the Interrupt Controller to indicate the first  
conversion is complete. An interrupt request is not sent for subsequent  
conversions in continuous operation.  
4. Thereafter, the ADC writes a new 10-bit data result to {ADCD_H[7:0],  
ADCD_L[7:6]} every 256 system clock cycles.  
5. To disable continuous conversion, clear the CONTbit in the ADC Control register  
to 0.  
DMA Control of the ADC  
The Direct Memory Access (DMA) Controller can control operation of the ADC includ-  
ing analog input selection and conversion enable. For more information on the DMA and  
configuring for ADC operations refer to the Direct Memory Access Controller chapter.  
ADC Control Register Definitions  
ADC Control Register  
The ADC Control register selects the analog input channel and initiates the analog-to-dig-  
ital conversion.  
Table 80. ADC Control Register (ADCCTL)  
BITS  
FIELD  
RESET  
R/W  
7
6
5
4
3
2
1
0
CEN  
Reserved  
VREF  
CONT  
ANAIN[3:0]  
0
0
0
0
0000  
R/W  
R/W  
R/W  
R/W  
R/W  
F70H  
ADDR  
CEN—Conversion Enable  
0 = Conversion is complete. Writing a 0 produces no effect. The ADC automatically clears  
PS017610-0404  
Analog-to-Digital Converter