欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F012APB020SC 参数 Datasheet PDF下载

Z8F012APB020SC图片预览
型号: Z8F012APB020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采XP -R 4K系列高性能8位微控制器 [Z8 Encore XP-R 4K Series High-Performance 8-Bit Microcontrollers]
分类和应用: 微控制器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 3422 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F012APB020SC的Datasheet PDF文件第39页浏览型号Z8F012APB020SC的Datasheet PDF文件第40页浏览型号Z8F012APB020SC的Datasheet PDF文件第41页浏览型号Z8F012APB020SC的Datasheet PDF文件第42页浏览型号Z8F012APB020SC的Datasheet PDF文件第44页浏览型号Z8F012APB020SC的Datasheet PDF文件第45页浏览型号Z8F012APB020SC的Datasheet PDF文件第46页浏览型号Z8F012APB020SC的Datasheet PDF文件第47页  
Z8 Encore! XP® 4K Series  
Product Specification  
24  
VCC = 3.3V  
VCC = 3.3V  
VPOR  
VVBO  
Program  
Voltage  
Program  
Execution  
Brownout  
Execution  
System Clock  
Internal RESET  
signal  
POR  
counter delay  
Note: Not to Scale  
Figure 6.Voltage Brown-Out Reset Operation  
The POR level is greater than the VBO level by the specified hysteresis value. This  
ensures that the device undergoes a Power-On Reset after recovering from a VBO condi-  
tion.  
Watch-Dog Timer Reset  
If the device is in NORMAL or STOP mode, the Watch-Dog Timer can initiate a System  
Reset at time-out if the WDT_RES Flash Option Bit is programmed to 1. This is the  
unprogrammed state of the WDT_RES Flash Option Bit. If the bit is programmed to 0, it  
configures the Watch-Dog Timer to cause an interrupt, not a System Reset, at time-out.  
The WDT bit in the Reset Status (RSTSTAT) register is set to signify that the reset was  
initiated by the Watch-Dog Timer.  
External Reset Input  
The RESET pin has a Schmitt-triggered input and an internal pull-up resistor. Once the  
RESET pin is asserted for a minimum of four system clock cycles, the device progresses  
through the System Reset sequence. Because of the possible asynchronicity of the system  
clock and reset signals, the required reset duration may be as short as three clock periods  
PS022815-0206  
Reset, STOP Mode Recovery and Low Voltage Detection