欢迎访问ic37.com |
会员登录 免费注册
发布采购

Z8F021APH020SC 参数 Datasheet PDF下载

Z8F021APH020SC图片预览
型号: Z8F021APH020SC
PDF下载: 下载PDF文件 查看货源
内容描述: Z8喝采! XP -R 4K系列高性能8位微控制器 [Z8 Encore! XP-R 4K Series High-Performance 8-Bit Microcontrollers]
分类和应用: 微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 276 页 / 3422 K
品牌: ZILOG [ ZILOG, INC. ]
 浏览型号Z8F021APH020SC的Datasheet PDF文件第134页浏览型号Z8F021APH020SC的Datasheet PDF文件第135页浏览型号Z8F021APH020SC的Datasheet PDF文件第136页浏览型号Z8F021APH020SC的Datasheet PDF文件第137页浏览型号Z8F021APH020SC的Datasheet PDF文件第139页浏览型号Z8F021APH020SC的Datasheet PDF文件第140页浏览型号Z8F021APH020SC的Datasheet PDF文件第141页浏览型号Z8F021APH020SC的Datasheet PDF文件第142页  
Z8 Encore! XP® 4K Series  
Product Specification  
119  
ADC interrupt. The register bits denoting ADC alarm status can only be set by hardware  
and are cleared by writing a 1.  
Calibration and Compensation  
The Z8 Encore! XP® 4K Series ADC is factory calibrated for offset error and gain error,  
with the compensation data stored in Flash memory. Alternatively, users can perform their  
own calibration, storing the values into Flash themselves. Thirdly, the user code can per-  
form a manual offset calibration during DIFFERENTIAL mode operation.  
Factory Calibration  
Devices that have been factory calibrated contain 30 bytes of calibration data in the Flash  
option bit space. This data consists of 3 bytes for each input mode, one for offset and two  
for gain correction. See ZiLOG Calibration Data on page 155 for a list of input modes for  
which calibration data exists.  
User Calibration  
If the user has precision references available, its own external calibration can be per-  
formed using any input modes. This calibration data will take into account buffer offset  
and non-linearity, so it is recommended that this calibration be performed separately for  
each of the ADC input modes planned for use.  
Manual Offset Calibration  
When uncalibrated, the ADC has significant offset (see Table 138, Analog-to-Digital Con-  
verter Electrical Characteristics and Timing, on page 221 for details). Subsequently, man-  
ual offset calibration capability is built into the block. When the ADC Control Register 0  
sets the input mode (ANAIN[2:0]) to MANUAL OFFSET CALIBRATION mode, the  
differential inputs to the ADC are shorted together by an internal switch. Reading the  
ADC value at this point produces 0 in an ideal system. The value actually read is the ADC  
offset. This value can be stored in non-volatile memory (Non-Volatile Data Storage on  
page 163) and accessed by user code to compensate for the input offset error.  
There is no provision for manual gain calibration.  
Software Compensation Procedure Using Factory Calibration Data  
Overview. The value read from the ADC high and low byte registers is uncompen-  
sated. The user mode software must apply gain and offset correction to this uncom-  
pensated value for maximum accuracy. The following formula yields the compensated  
value:  
ADCcomp = (ADCuncomp - OFFCAL) + ((ADCuncomp - OFFCAL)*GAINCAL)/216  
PS022815-0206  
Analog-to-Digital Converter