eZ80L92 MCU
Product Specification
3
Block Diagram
Figure 1 illustrates the block diagram of the eZ80L92 MCU.
Real-Time
Clock and
32 KHz
RTC_VDD
RTC_XIN
RTC_XOUT
Oscillator
I2C
SCL
SDA
Serial
Interface
BUSACK
BUSREQ
INSTRD
IORQ
MREQ
RD
Bus
Controller
WR
SCK
SS
Serial
Peripheral
Interface
(SPI)
NMI
RESET
HALT_SLP
eZ80
CPU
MISO
MOSI
ZiLOG
Debug
Interface
(JTAG/ZDI)
JTAG/ZDI Signals (5)
CTS0/1
DCD0/1
DSR0/1
DTR0/1
RI0/1
Interrupt
Vector
[7:0]
WAIT
CS0
CS1
CS2
CS3
Chip
Select
Universal
Asynchronous
Receiver/
Transmitter
(UART)
and
Wait State
Generator
Interrupt
Controller
RTS0/1
RxD0/1
TxD0/1
DATA[7:0]
ADDR[23:0]
8-Bit
Crystal
Programmable
IrDA
Encoder/
Decoder
General
Purpose
I/O Port
(GPIO)
Oscillator
and
Watch-Dog
Timer
(WDT)
Reload
Timer/Counters
(6)
System Clock
Generator
Figure 1. eZ80L92 Block Diagram
PS013014-0107
Architectural Overview
ZILOG [ ZILOG, INC. ]
