欢迎访问ic37.com |
会员登录 免费注册
发布采购

ZL30402/QCC 参数 Datasheet PDF下载

ZL30402/QCC图片预览
型号: ZL30402/QCC
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH网元PLL [SONET/SDH Network Element PLL]
分类和应用: 电信集成电路异步传输模式ATM
文件页数/大小: 44 页 / 471 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号ZL30402/QCC的Datasheet PDF文件第26页浏览型号ZL30402/QCC的Datasheet PDF文件第27页浏览型号ZL30402/QCC的Datasheet PDF文件第28页浏览型号ZL30402/QCC的Datasheet PDF文件第29页浏览型号ZL30402/QCC的Datasheet PDF文件第31页浏览型号ZL30402/QCC的Datasheet PDF文件第32页浏览型号ZL30402/QCC的Datasheet PDF文件第33页浏览型号ZL30402/QCC的Datasheet PDF文件第34页  
ZL30402  
Data Sheet  
5.1.3 Dual Reference Operation: NORMAL --> AUTO HOLDOVER--> HOLDOVER --> NORMAL  
The NORMAL to AUTO-HOLDOVER to HOLDOVER to NORMAL sequence represents the most likely operation of  
ZL30402 in Network Equipment.  
The sequence starts from the Normal state and transitions to Auto Holdover state due to an unforeseen loss of  
reference. The failure conditions triggering this transition were described in section 4.1.2. When in the Auto  
Holdover state, the ZL30402 can return to Normal mode automatically if the lost reference is restored and the  
ADHR bit is set to 0. If the reference clock failure persists for a period of time that exceeds the system design limit,  
the system control processor may initiate a reference switch. If the secondary reference is available the ZL30402  
will briefly switch into Holdover mode and then transition to Normal mode.  
MS2, MS1 == 01 OR  
RefSel change  
Ref: FAIL --> OK &  
MS2, MS1 == 00 &  
AHRD=1 &  
NORMAL  
(LOCKED)  
00  
MHR= 0-->1 then 1-->0  
{MANUAL}  
Ref: OK &  
Ref: OK --> FAIL &  
MS2, MS1 == 00  
{AUTO}  
Ref: FAIL --> OK &  
MS2, MS1 == 00 &  
AHRD=0  
MS2, MS1 == 00  
{AUTO}  
MS2, MS1! = 10  
RESET == 1  
{AUTO}  
AUTO  
HOLD-  
OVER  
RefSel Change  
FREE-  
RUN  
10  
HOLD-  
OVER  
01  
RESET  
AHRD=0  
(automatic return enabled)  
MS2, MS1 == 10 forces  
unconditional return from  
any state to Free-run  
Figure 9 - Entry into Auto Holdover state and recovery into Normal mode by switching  
references  
The new reference clock will most likely have a different phase but it may also have a different fractional frequency  
offset. In order to lock to a new reference with a different frequency, the Core PLL may be stepped gradually  
towards the new frequency. The frequency slope will be limited to less than 2.0 ppm/sec.  
30  
Zarlink Semiconductor Inc.  
 复制成功!