欢迎访问ic37.com |
会员登录 免费注册
发布采购

LE58083ABGC 参数 Datasheet PDF下载

LE58083ABGC图片预览
型号: LE58083ABGC
PDF下载: 下载PDF文件 查看货源
内容描述: [PCM Codec, A/MU-Law, 1-Func, CMOS, PBGA121, GREEN, M0-219B, LFBGA-121]
分类和应用: PC电信电信集成电路
文件页数/大小: 95 页 / 915 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号LE58083ABGC的Datasheet PDF文件第73页浏览型号LE58083ABGC的Datasheet PDF文件第74页浏览型号LE58083ABGC的Datasheet PDF文件第75页浏览型号LE58083ABGC的Datasheet PDF文件第76页浏览型号LE58083ABGC的Datasheet PDF文件第78页浏览型号LE58083ABGC的Datasheet PDF文件第79页浏览型号LE58083ABGC的Datasheet PDF文件第80页浏览型号LE58083ABGC的Datasheet PDF文件第81页  
Le58083  
Data Sheet  
SOP 10. Read SLIC Device Input/Output Register  
GCI Command  
(53h)  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Command  
0
1
0
1
0
0
1
1
Output Data  
C7  
C6  
CD1B  
C5  
C4  
C3  
CD2  
CD1  
The logic states present on the CD1, CD2, C3, C4, and C5 pins of the Le58083 Octal SLAC device for the addressed channel  
are read using this command, independent of their programmed direction (see SLIC device I/O Direction Register). CD1B is the  
multiplexed CD1 bit and is valid only if the E1 multiplexing mode is enabled (EE = 1). If CD1, CD2, C3, C4, and C5 are  
programmed as inputs, then the logic states reported are determined by the external driving signal. In addition, CDA (the  
debounced state of CD1) and CDB (the debounced state of CD2, non-E1 multiplexed mode) or CD1B (E1 multiplexed mode),  
and the logic state present on the C3 pin of the device are sent directly upstream on the C/I bits of the upstream SC channel. If  
the CD1, CD2, C3, C4, and C5 pins are programmed as outputs then the logic states of these pins are controlled directly by the  
bits present in the C/I portion of the downstream SC channel and are not sent directly upstream in the SC channel. This command  
is normally used only to read the bit status via Command 53h. It is also possible although not recommended, if the CD1, CD2,  
and C3–C7 pins are programmed as outputs, to write the output state as Command 52h. The register is programmed upon  
execution of Command 52h but the status is overwritten when the next C/I portion of the downstream SC channel is received.  
SOP 11. Write/Read Debounce Time Register*  
GCI Command  
(C8/C9h)  
D7  
D6  
D5  
D4  
D3  
D2  
D1  
D0  
Command  
I/O Data  
1
1
0
0
1
0
0
R/W  
ECH  
EE1  
E1P  
DSH3  
DSH2  
DSH1  
DSH0  
RSVD  
Enable E1 (Global parameter)  
EE1 = 0*  
E1 Multiplexing is turned off  
E1 Multiplexing is turned on  
EE1 = 1  
E1 Polarity (Global parameter)  
E1P = 0*  
E1P = 1  
E1 is a high-going pulse  
E1 is a low-going pulse  
Debounce for hook switch (Global parameter)  
DSH = 0–15  
Debounce period in ms  
DSH contains the debouncing time in ms of the CD1 data (usually hook switch) entering the CD1B bit of the  
read SLIC device Input/Output register and the CD1B transmitted on the C/I bit of the upstream SC chan-  
nel. The input data on CD1 must remain stable for the debounce time in order for the state of CD1B to  
change.  
Default = 8 ms  
RSVD  
Reserved for future use. Always write as 0, but 0 is not guaranteed when read.  
Enable Chopper (Global parameter)  
ECH = 0*  
ECH = 1  
Chopper clock output is turned off.  
Chopper clock output is turned on.  
Power Up and Hardware Reset (RST) Value = 20h  
Note:  
* This command applies to all channels of the device.  
77  
Zarlink Semiconductor Inc.  
 复制成功!