欢迎访问ic37.com |
会员登录 免费注册
发布采购

GP2015/IG/FP1Q 参数 Datasheet PDF下载

GP2015/IG/FP1Q图片预览
型号: GP2015/IG/FP1Q
PDF下载: 下载PDF文件 查看货源
内容描述: [SPECIALTY TELECOM CIRCUIT, PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, MS-026BBC, LQFP-48]
分类和应用: 电信电信集成电路
文件页数/大小: 24 页 / 212 K
品牌: ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
 浏览型号GP2015/IG/FP1Q的Datasheet PDF文件第2页浏览型号GP2015/IG/FP1Q的Datasheet PDF文件第3页浏览型号GP2015/IG/FP1Q的Datasheet PDF文件第4页浏览型号GP2015/IG/FP1Q的Datasheet PDF文件第5页浏览型号GP2015/IG/FP1Q的Datasheet PDF文件第6页浏览型号GP2015/IG/FP1Q的Datasheet PDF文件第7页浏览型号GP2015/IG/FP1Q的Datasheet PDF文件第8页浏览型号GP2015/IG/FP1Q的Datasheet PDF文件第9页  
GP2015
GPS Receiver RF Front End
Sept. 2007
The GP2015 is a small format RF Front-end for Global
Positioning System (GPS) receivers. Equivalent in
performance to the GP2010 but in a TQFP package, this
product is suited for size-critical applications as the RF area
can be reduced by a factor of two to three using miniature
surface mount passive components The GP2015 is designed
to operate from either 3 or 5 Volt supplies.
The input to the device is the L1 (1575.42MHz) Coarse-
Acquisition (C/A) code Global Positioning signal from an
antenna (via a low-noise pre-amplifier). The output is 2-bit
quantised for subsequent signal processing in the digital
domain. The GP2015 contains an on-chip synthesiser, mixers,
AGC and a quantiser which provides Sign and Magnitude
digital outputs. A minimum of external components is required
to make a complete GPS front-end.
The device has been designed to operate with the GP2021
12-channel GPS Correlator and GP4020 GPS Baseband
Processor, both available from Zarlink Semiconductor.
Ordering Information
GP2015/1G/FP1N
GP2015/IG/FP1Q
GP2015/1G/FP2Q
GP2015/1G/FP2N
48 Pin LQFP
48 Pin LQFP
48 Pin LQFP*
48 Pin LQFP*
Trays, Bake & Drypack
Tape & Reel, Bake & Drypack
Tape & Reel, Bake & Drypack
Trays, Bake & Drypack
*Pb Free Matte Tin
36 35 34 33 32 31 30 29 28 27 26 25
37
38
39
40
41
42
43
44
45
46
47
48
24
23
22
21
20
19
18
17
16
15
14
13
GP2015
Features
• Ultra miniature TQFP package
• Low Voltage Operation (3V - 5V)
• Low Power - 200mW typ. (3V supply)
• C/A Code Compatible
• On-chip PLL Including Complete VCO
• Triple Conversion Receiver
• 48-Lead Surface Mount Quad Flat-Pack Package
• Sign and Magnitude Digital Outputs
• Compatible with GP2021 and GP4020 Correlators
Applications
• C/A Code Global Positioning by Satellite Receivers
• Time Standards
• Navigation
• Surveying
Related Products and Publications
Part
GP2021
GP4020
App. Note
1
2
3
4 5 6
7 8
9 10 11 12
FP48
Name
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Name
IF Output
PLL Filter 1
PLL Filter 2
V
EE
(OSC)
V
CC
(OSC)
V
EE
(OSC)
V
EE
(REG)
PRef
PReset
V
EE
(IO)
CLK
N/C
N/C
MAG
SIGN
OPCIK-
OPCIK+
V
DD
(IO)
PD
N
TEST
LD
V
EE
(DIG)
AGC -
AGC +
Pin
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Description
Twelve-Channel Correlator
GPS Baseband Processor
GPS ORION 12 Channel GPS
Receiver Reference Design
GP2000 GPS Receiver
Hardware Design
GP2010/GP2015: Using Murata
SAFJA35M4WC0Z00 SAW Filter
Data
Reference
DS4057
DS5134
AN4808
N/C
V
CC
(DIG)
REF 2
REF 1
V
CC
(RF)
V
EE
(RF)
V
EE
(RF)
RF Input
V
EE
(RF)
V
EE
(RF)
V
CC
(RF)
N/C
O/P 1-
O/P 1+
V
CC
(2)
I/P 2-
I/P 2+
V
EE
(IF)
V
EE
(IF)
O/P 2-
O/P 2+
V
CC
(3)
I/P 3-
I/P 3+
Figure 1 - Pin connections - top view
App Note.
AN4855
App. Brief
AB5202
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 2002-2007, Zarlink Semiconductor Inc. All Rights Reserved.