GP2015
Pin No.
18
19
Signal Name
V
DD
(IO)
PDn
Input/Output
Input
Input
Description
Positive supply to the Digital Interface. (See Note 2)
Power-Down control input.
A TTL compatible input, which when set to logic high, will
disable ALL of the GP2015 functions, except the power-on
reset block. Useful to reduce the total power consumption of
the GP2015. If this feature is not required, the pin should be
connected to 0V (V
EE
/GND).
Test control input - Disable PLL.
A TTL compatible input, which when set to logic high, will
disable the on-chip PLL, by disconnecting the divided-down
VCO signal to the phase-detector. The VCO will free run at its
upper range of frequency operation. If this feature is not
required, the pin should be connected to 0V (V
EE
/GND).
PLL Lock Detect output.
A TTL compatible output, which indicates if the PLL is phase-
locked to the PLL reference oscillator. Will become logic high
only when phase-lock is achieved.
Negative supply to the PLL and A to D converter.
AGC Capacitor output - inverse phase.
One side of a balanced output from the AGC block within IF
Stage 3, to which an external capacitor is connected to set the
AGC time-constant.
AGC Capacitor output - true phase.
One side of a balanced output from the AGC block within IF
Stage 3, to which an external capacitor is connected to set the
AGC time-constant.
Not connected. (See Note 4)
Input
Input
Positive supply to the PLL and A to D converter.
10.000MHz PLL Reference signal input .
Input to which an externally generated 10.000MHz PLL
reference signal should be ac coupled, if an external PLL
reference frequency source (e.g TCXO) is used (see fig. 6).
If no external reference is used, this pin forms part of the on-
chip PLL reference oscillator, in conjunction with an external
10.000MHz crystal (see fig. 5).
PLL reference oscillator auxillary connection.
Used in conjunction with Pin 27 (REF 2) to allow a 10.000MHz
external crystal to provide the PLL reference signal if no
external PLL reference frequency source (e.g TCXO) is used.
This pin should NOT be connected if an external TCXO is
being used (see fig. 5).
Positive supply to the RF input and Stage 1 IF mixer.
Both pins are connected internally, but must both be connected
to V
CC
externally, to keep series inductance to a minimum.
Negative supply to the RF input and Stage 1 IF mixer. The
pins are all connected internally, but must ALL be connected
to 0V (V
EE
/GND) externally, to keep series inductance to a
minimum.
20
TEST
Input
21
LD
Output
22
23
V
EE
(DIG)
AGC-
Input
Output
24
AGC+
Output
25
26
27
N/C
V
CC
(DIG)
REF 2
28
REF 1
Input
29, 35
V
CC
(RF)
Input
30, 31,
33, 34
V
EE
(RF)
Input
7
ZARLINK [ ZARLINK SEMICONDUCTOR INC ]
