欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC3S200A-4FTG256C 参数 Datasheet PDF下载

XC3S200A-4FTG256C图片预览
型号: XC3S200A-4FTG256C
PDF下载: 下载PDF文件 查看货源
内容描述: [Field Programmable Gate Array, 448 CLBs, 200000 Gates, 250MHz, 4032-Cell, CMOS, PBGA256, LEAD FREE, FPTBGA-256]
分类和应用: 时钟可编程逻辑
文件页数/大小: 132 页 / 3936 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC3S200A-4FTG256C的Datasheet PDF文件第2页浏览型号XC3S200A-4FTG256C的Datasheet PDF文件第3页浏览型号XC3S200A-4FTG256C的Datasheet PDF文件第4页浏览型号XC3S200A-4FTG256C的Datasheet PDF文件第5页浏览型号XC3S200A-4FTG256C的Datasheet PDF文件第6页浏览型号XC3S200A-4FTG256C的Datasheet PDF文件第7页浏览型号XC3S200A-4FTG256C的Datasheet PDF文件第8页浏览型号XC3S200A-4FTG256C的Datasheet PDF文件第9页  
0
Spartan-3A FPGA Family:
DS529 August 19, 2010
0
0
Product Specification
Module 1:
Introduction
Features
Architectural and Configuration Overview
General I/O Capabilities
Production Status
Supported Packages and Package Marking
Ordering Information
Module 3:
DC Electrical Characteristics
Absolute Maximum Ratings
Supply Voltage Specifications
Recommended Operating Conditions
Switching Characteristics
I/O Timing
Configurable Logic Block (CLB) Timing
Multiplier Timing
Block RAM Timing
Digital Clock Manager (DCM) Timing
Suspend Mode Timing
Device DNA Timing
Configuration and JTAG Timing
Module 2:
The functionality of the Spartan®-3A FPGA family is
described in the following documents.
Spartan-3 Generation FPGA User Guide
Clocking Resources
Digital Clock Managers (DCMs)
Block RAM
Configurable Logic Blocks (CLBs)
-
Distributed RAM
-
SRL16 Shift Registers
-
Carry and Arithmetic Logic
I/O Resources
Embedded Multiplier Blocks
Programmable Interconnect
ISE® Design Tools and IP Cores
Embedded Processing and Control Solutions
Pin Types and Package Overview
Package Drawings
Powering FPGAs
Power Management
Spartan-3 Generation Configuration User Guide
Configuration Overview
Configuration Pins and Behavior
Bitstream Sizes
Detailed Descriptions by Mode
-
Master Serial Mode using Platform Flash PROM
-
Master SPI Mode using Commodity Serial Flash
-
Master BPI Mode using Commodity Parallel Flash
-
Slave Parallel (SelectMAP) using a Processor
-
Slave Serial using a Processor
-
JTAG Mode
ISE iMPACT Programming Examples
MultiBoot Reconfiguration
Design Authentication using Device DNA
Spartan-3A/3AN FPGA Starter Kit User Guide
Module 4:
Pin Descriptions
Package Overview
Pinout Tables
Footprint Diagrams
For more information on the Spartan-3A FPGA family, go to
Spartan-3A FPGA
XC3S50A
XC3S200A
XC3S400A
XC3S700A
XC3S1400A
Status
Production
Production
Production
Production
Production
© Copyright 2006–2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. PCI is a registered trademark of the PCI-SIG. All other trademarks are the property of their respective owners.
DS529 August 19, 2010
Product Specification
1