欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC3S1600E-4FGG320C 参数 Datasheet PDF下载

XC3S1600E-4FGG320C图片预览
型号: XC3S1600E-4FGG320C
PDF下载: 下载PDF文件 查看货源
内容描述: 的Spartan- 3E FPGA系列 [Spartan-3E FPGA Family]
分类和应用: 现场可编程门阵列可编程逻辑时钟
文件页数/大小: 193 页 / 1733 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第1页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第2页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第3页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第5页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第6页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第7页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第8页浏览型号XC3S1600E-4FGG320C的Datasheet PDF文件第9页  
R
Introduction and Ordering Information  
Configuration  
I/O Capabilities  
Spartan-3E FPGAs are programmed by loading configura-  
tion data into robust, reprogrammable, static CMOS config-  
uration latches (CCLs) that collectively control all functional  
elements and routing resources. The FPGA’s configuration  
data is stored externally in a PROM or some other non-vol-  
atile medium, either on or off the board. After applying  
power, the configuration data is written to the FPGA using  
any of seven different modes:  
The Spartan-3E FPGA SelectIO interface supports many  
popular single-ended and differential standards. Table 2  
shows the number of user I/Os as well as the number of dif-  
ferential I/O pairs available for each device/package combi-  
nation.  
Spartan-3E FPGAs support the following single-ended  
standards:  
3.3V, low-voltage TTL, LVTTL  
Master Serial from a Xilinx Platform Flash PROM  
Low-voltage CMOS (LVCMOS) at 3.3V, 2.5V, 1.8V,  
1.5V, or 1.2V  
Serial Peripheral Interface (SPI) from an  
industry-standard SPI serial Flash  
3.3V PCI at 33 MHz and 66 MHz  
Byte Peripheral Interface (BPI) Up or Down from an  
industry-standard x8 or x8/x16 parallel NOR Flash  
HSTL I and III at 1.8V, typically for memory applications  
SSTL I at 1.8V and 2.5V, typically for memory  
applications  
Slave Serial, typically downloaded from a processor  
Slave Parallel, typically downloaded from a processor  
Spartan-3E FPGAs support the following differential stan-  
dards:  
Boundary Scan (JTAG), typically downloaded from a  
processor or system tester.  
LVDS  
Bus LVDS  
mini-LVDS  
RSDS  
Table 2: Available User I/Os and Differential (Diff) I/O Pairs  
VQ100  
CP132  
TQ144  
PQ208  
FT256  
FG320  
FG400  
FG484  
VQG100  
CPG132  
TQG144  
PQG208  
FTG256  
FGG320  
FGG400  
FGG484  
Device  
User Diff User Diff User Diff User Diff User Diff User Diff User Diff User Diff  
XC3S100E  
XC3S250E  
XC3S500E  
XC3S1200E  
XC3S1600E  
66  
66  
-
30  
30  
-
-
92  
92  
-
-
41  
41  
-
108  
40  
40  
-
-
158  
158  
-
-
65  
65  
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
108  
172  
190  
190  
-
68  
77  
77  
-
-
-
-
-
-
232  
250  
250  
92  
99  
99  
-
-
-
-
-
304  
304  
124  
124  
-
-
-
-
-
-
-
376 156  
Notes:  
1. All Spartan-3E devices in the same package are pin-compatible.  
DS312-1 (v1.1) March 21, 2005  
www.xilinx.com  
3
Advance Product Specification  
 复制成功!