欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC2S400E-6FG456C 参数 Datasheet PDF下载

XC2S400E-6FG456C图片预览
型号: XC2S400E-6FG456C
PDF下载: 下载PDF文件 查看货源
内容描述: 的Spartan- IIE FPGA [Spartan-IIE FPGA]
分类和应用:
文件页数/大小: 108 页 / 5063 K
品牌: XILINX [ XILINX, INC ]
 浏览型号XC2S400E-6FG456C的Datasheet PDF文件第1页浏览型号XC2S400E-6FG456C的Datasheet PDF文件第2页浏览型号XC2S400E-6FG456C的Datasheet PDF文件第3页浏览型号XC2S400E-6FG456C的Datasheet PDF文件第5页浏览型号XC2S400E-6FG456C的Datasheet PDF文件第6页浏览型号XC2S400E-6FG456C的Datasheet PDF文件第7页浏览型号XC2S400E-6FG456C的Datasheet PDF文件第8页浏览型号XC2S400E-6FG456C的Datasheet PDF文件第9页  
R
Spartan-IIE FPGA Family: Introduction and Ordering Information  
Spartan-IIE FPGAs achieve high-performance, low-cost  
operation through advanced architecture and semiconduc-  
tor technology. Spartan-IIE devices provide system clock  
rates beyond 200 MHz. In addition to the conventional ben-  
efits of high-volume programmable logic solutions, Spar-  
tan-IIE FPGAs also offer on-chip synchronous single-port  
and dual-port RAM (block and distributed form), DLL clock  
drivers, programmable set and reset on all flip-flops, fast  
carry logic, and many other features.  
General Overview  
The Spartan-IIE family of FPGAs have a regular, flexible,  
programmable architecture of Configurable Logic Blocks  
(CLBs), surrounded by a perimeter of programmable  
Input/Output Blocks (IOBs). There are four Delay-Locked  
Loops (DLLs), one at each corner of the die. Two columns  
of block RAM lie on opposite sides of the die, between the  
CLBs and the IOB columns. The XC2S400E has four col-  
umns and the XC2S600E has six columns of block RAM.  
These functional elements are interconnected by a powerful  
hierarchy of versatile routing channels (see Figure 1).  
Spartan-IIE Family Compared to Spartan-II  
Family  
Spartan-IIE FPGAs are customized by loading configura-  
tion data into internal static memory cells. Unlimited repro-  
gramming cycles are possible with this approach. Stored  
values in these cells determine logic functions and intercon-  
nections implemented in the FPGA. Configuration data can  
be read from an external serial PROM (master serial mode),  
or written into the FPGA in slave serial, slave parallel, or  
Boundary Scan modes. Xilinx offers multiple types of  
low-cost configuration solutions including the Platform  
Flash in-system programmable configuration PROMs.  
Higher density and more I/O  
Higher performance  
Unique pinouts in cost-effective packages  
Differential signaling  
-
LVDS, Bus LVDS, LVPECL  
VCCINT = 1.8V  
-
-
-
Lower power  
5V tolerance with external resistor  
3V tolerance directly  
Spartan-IIE FPGAs are typically used in high-volume appli-  
cations where the versatility of a fast programmable solution  
adds benefits. Spartan-IIE FPGAs are ideal for shortening  
product development cycles while offering a cost-effective  
solution for high volume production.  
PCI, LVTTL, and LVCMOS2 input buffers powered by  
CCO instead of VCCINT  
V
Unique larger bitstream  
DLL  
DLL  
CLBs  
CLBs  
CLBs  
CLBs  
DLL  
DLL  
I/O LOGIC  
DS077_01_052102  
Figure 1: Basic Spartan-IIE Family FPGA Block Diagram  
4
www.xilinx.com  
DS077-1 (v2.3) June 18, 2008  
Product Specification