欢迎访问ic37.com |
会员登录 免费注册
发布采购

DLC10 参数 Datasheet PDF下载

DLC10图片预览
型号: DLC10
PDF下载: 下载PDF文件 查看货源
内容描述: 平台电缆USB II [Platform Cable USB II]
分类和应用:
文件页数/大小: 35 页 / 3444 K
品牌: XILINX [ XILINX, INC ]
 浏览型号DLC10的Datasheet PDF文件第14页浏览型号DLC10的Datasheet PDF文件第15页浏览型号DLC10的Datasheet PDF文件第16页浏览型号DLC10的Datasheet PDF文件第17页浏览型号DLC10的Datasheet PDF文件第19页浏览型号DLC10的Datasheet PDF文件第20页浏览型号DLC10的Datasheet PDF文件第21页浏览型号DLC10的Datasheet PDF文件第22页  
Platform Cable USB II  
X-Ref Target - Figure 18  
+ 3.3V  
2 mm  
Connector  
VREF  
MISO  
2
8
10 MOSI  
4
6
SS  
SCK  
13 PGND  
GND(4)  
*
+2.5V  
+3.3V  
+1.2V  
+3.3V  
VCC  
MOSI  
DIN  
D
Q
W
‘1’  
‘1’  
SPI Bus(5)  
ST Micro  
M25Pxx(1)  
SPI Flash  
Spartan-3E(2)  
FPGA  
CSO_B  
CCLK  
S
C
HOLD  
+ 2.5V  
GND  
GND  
PROG_B  
DS593_18_021508  
Notes:  
1. The pin names for a ST Microsystems M25Pxx serial flash device are shown in this example. SPI flash devices from other vendors can have  
different pin names and requirements. Refer to the SPI flash data sheet for the equivalent pins and device requirements.  
2. The example shows the interconnect and device requirements for a Xilinx Spartan-3E FPGA. Other SPI-capable FPGAs can have different  
pin names and requirements. Please refer to the FPGA data sheet for equivalent pins and device requirements.  
3. The cable uses an open-drain driver to control the pseudo ground (PGND) signal — an external pull-up resistor is required.  
4. Attach the following 2-mm connector pins to digital ground: 3, 5, 7, 9 and 11.  
5. Typically, an FPGA and other slave SPI devices (not shown) are connected to the SPI bus. The other devices on the SPI bus must be disabled  
when the cable is connected to the 2-mm connector to avoid signal contention. When a Xilinx FPGA is connected to the SPI bus, the cable  
holds the FPGA PROG_B pin Low to insure the FPGA SPI pins are 3-stated.  
Figure 18: Example of Direct SPI Topology  
Indirect SPI  
When used with Xilinx design tools, Platform Cable USB II can be used to indirectly program some third-party SPI serial  
flash PROMs via the target FPGA's JTAG port. For a complete description on using Platform Cable USB II for indirect  
programming of third-party SPI serial flash PROMs and for a complete list of supported SPI serial flash memories, refer to  
XAPP974, Indirect Programming of SPI Serial Flash PROMs with Spartan-3A FPGAs.  
Indirect BPI  
When used with Xilinx design tools, Platform Cable USB II can be used to indirectly program Platform Flash XL, or some  
third-party NOR flash memories (BPI PROMs) via the target FPGA's JTAG port. For a description of the indirect Platform  
Flash programming solution, see UG438, Platform Flash XL User Guide.  
DS593 (v1.2.1) March 17, 2011  
www.xilinx.com  
18  
 复制成功!