欢迎访问ic37.com |
会员登录 免费注册
发布采购

40430C 参数 Datasheet PDF下载

40430C图片预览
型号: 40430C
PDF下载: 下载PDF文件 查看货源
内容描述: 4k位EEPROM ,三重电压监控器,集成了CPU监控 [4kbit EEPROM, Triple Voltage Monitor with Integrated CPU Supervisor]
分类和应用: 监控可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 24 页 / 409 K
品牌: XICOR [ XICOR INC. ]
 浏览型号40430C的Datasheet PDF文件第12页浏览型号40430C的Datasheet PDF文件第13页浏览型号40430C的Datasheet PDF文件第14页浏览型号40430C的Datasheet PDF文件第15页浏览型号40430C的Datasheet PDF文件第17页浏览型号40430C的Datasheet PDF文件第18页浏览型号40430C的Datasheet PDF文件第19页浏览型号40430C的Datasheet PDF文件第20页  
X40430/X40431 – Preliminary Information  
D.C. OPERATING CHARACTERISTICS (Continued)  
(Over the recommended operating conditions unless otherwise specified)  
Symbol  
Parameter  
Min.  
Typ.(4)  
Max.  
Unit  
Test Conditions  
Second Supply Monitor  
I
V2MON Current  
15  
4.75  
60  
µA  
V
V2  
V
V2MON Trip Point Voltage  
V2MON Hysteresis  
1.7  
TRIP2  
V
mV  
V2H  
Third Supply Monitor  
I
V3MON Current  
15  
4.75  
60  
µA  
V
V3  
V
V3MON Trip Point Voltage  
V3MON Hysteresis  
1.7  
TRIP3  
V
mV  
V3H  
Notes: (1) The device enters the Active state after any start, and remains active until: 9 clock cycles later if the Device Select Bits in the Slave  
Address Byte are incorrect; 200ns after a stop ending a read operation; or t after a stop ending a write operation.  
WC  
(2) The device goes into Standby: 200ns after any stop, except those that initiate a high voltage write cycle; t  
after a stop that ini-  
WC  
tiates a high voltage cycle; or 9 clock cycles after any start that is not followed by the correct Device Select Bits in the Slave Address  
Byte.  
(3) V Min. and V Max. are for reference only and are not tested.  
IL  
IH  
(4) At 25°C, V = 3V  
CC  
CAPACITANCE  
Symbol  
Parameter  
Max.  
Unit  
Test Conditions  
= 0V  
(1)  
C
Output Capacitance (SDA, RESET/RESET, LOWLINE,  
V2FAIL,V3FAIL, WDO)  
8
pF  
V
OUT  
OUT  
(1)  
C
Input Capacitance (SCL, WP, MR)  
6
pF  
V
= 0V  
IN  
IN  
Note: (1) This parameter is not 100% tested.  
EQUIVALENT A.C. OUTPUT LOAD CIRCUIT FOR  
SYMBOL TABLE  
V
= 5V  
CC  
WAVEFORM  
INPUTS  
OUTPUTS  
V
5V  
V2MON, V3MON  
CC  
Must be  
steady  
Will be  
steady  
4.6KΩ  
4.6KΩ  
2.06KΩ  
May change  
from LOW  
to HIGH  
Will change  
from LOW  
to HIGH  
RESET  
WDO  
V2FAIL,  
V3FAIL  
SDA  
May change  
from HIGH  
to LOW  
Will change  
from HIGH  
to LOW  
30pF  
30pF  
30pF  
Don’t Care:  
Changes  
Allowed  
Changing:  
State Not  
Known  
A.C. TEST CONDITIONS)  
N/A  
Center Line  
is High  
Impedance  
Input pulse levels  
V
x 0.1 to V  
x 0.5  
x 0.9  
CC  
CC  
Input rise and fall times  
10ns  
Input and output timing levels  
Output load  
V
CC  
Standard output load  
Characteristics subject to change without notice. 16 of 24  
REV 1.2.3 11/28/00  
www.xicor.com