欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8956GEFLRV 参数 Datasheet PDF下载

WM8956GEFLRV图片预览
型号: WM8956GEFLRV
PDF下载: 下载PDF文件 查看货源
内容描述: 高保真DAC与1W立体声D类扬声器驱动器和耳机驱动器 [Hi-Fi DAC with 1W Stereo Class D Speaker Drivers and Headphone Drivers]
分类和应用: 驱动器
文件页数/大小: 80 页 / 1066 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8956GEFLRV的Datasheet PDF文件第1页浏览型号WM8956GEFLRV的Datasheet PDF文件第2页浏览型号WM8956GEFLRV的Datasheet PDF文件第3页浏览型号WM8956GEFLRV的Datasheet PDF文件第5页浏览型号WM8956GEFLRV的Datasheet PDF文件第6页浏览型号WM8956GEFLRV的Datasheet PDF文件第7页浏览型号WM8956GEFLRV的Datasheet PDF文件第8页浏览型号WM8956GEFLRV的Datasheet PDF文件第9页  
WM8956  
Preliminary Technical Data  
PIN DESCRIPTION  
PIN NO  
NAME  
MICBIAS  
TYPE  
Analogue Output  
Analogue Input  
DESCRIPTION  
1
2
Microphone bias  
LINPUT3 / JD2  
Left channel line input /  
Left channel positive differential MIC input /  
Jack detect input pin  
3
4
5
6
7
LINPUT2  
LINPUT1  
Analogue Input  
Analogue Input  
Analogue Input  
Analogue Input  
Analogue Input  
Left channel line input /  
Left channel positive differential MIC input  
Left channel single-ended MIC input /  
Left channel negative differential MIC input  
Right channel single-ended MIC input /  
Right channel negative differential MIC input  
Right channel line input /  
RINPUT1  
RINPUT2  
Right channel positive differential MIC input  
Right channel line input /  
RINPUT3 / JD3  
Right channel positive differential MIC input /  
Jack detect input pin  
8
DCVDD  
DGND  
Supply  
Digital core supply  
9
Supply  
Digital ground (Return path for both DCVDD and DBVDD)  
Digital buffer (I/O) supply  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
DBVDD  
MCLK  
Supply  
Digital Input  
Master clock  
BCLK  
Digital Input / Output  
Digital Input / Output  
Digital Input  
Audio interface bit clock  
DACLRC  
DACDAT  
GPIO1  
Audio interface DAC left / right clock  
DAC digital audio data  
Digital Input / Output  
Do not connect  
Digital Input  
GPIO1 pin  
DNC  
Leave this pin floating  
SCLK  
Control interface clock input  
SDIN  
Digital Input/Output  
Analogue Output  
Supply  
Control interface data input / 2-wire acknowledge output  
Right speaker negative output  
Ground for speaker drivers 2  
Supply for speaker drivers 2  
SPK_RN  
SPKGND2  
SPKVDD2  
SPK_RP  
SPK_LN  
SPKGND1  
SPK_LP  
SPKVDD1  
VMID  
Supply  
Analogue Output  
Analogue Output  
Supply  
Right speaker positive output  
Left speaker negative output  
Ground for speaker drivers 1  
Left speaker positive output  
Analogue Output  
Supply  
Supply for speaker drivers 1  
Analogue Output  
Supply  
Midrail voltage decoupling capacitor  
Analogue ground (Return path for AVDD)  
Right output (Line or headphone)  
Mono, left, right or buffered midrail output for capless mode  
Left output (Line or headphone)  
Analogue supply  
AGND  
HP_R  
Analogue Output  
Analogue Output  
Analogue Output  
Supply  
OUT3  
HP_L  
AVDD  
GND_PADDLE  
Die Paddle (Note 1)  
Note:  
1. It is recommended that the QFN ground paddle should be connected to analogue ground on the application PCB.  
2. Refer to the application note WAN_0118 on “Guidelines on How to Use QFN Packages and Create Associated PCB  
Footprints”  
PTD, July 2007, Rev 2.1  
w
4