Product Preview
WM8802
Master clock setting:
REGISTER ADDRESS
CCB address: 0xE8;
Command address: 2
DI7
DI6
DI5
DI4
DI3
DI2
DI1
DI0
0
0
1
0
0
0
CAU
CAL
DI15
DI14
DI13
DI12
DI11
DI10
DI9
DI8
AMPOPR1 AMPOPR0 EXSYNC
PLLOPR
XMSEL1
XMSEL0
XINSEL
PLLSEL
PLLSEL
PLL lock frequency setting
0: 512fs (fs ≤ 96kHz commend) (initial value)
1: 256fs
XINSEL
XIN input frequency setting
0: 12.288MHz (initial value)
1: 24.576MHz
XMSEL [1:0]
XMCK output frequency setting
00: 1/1 of XIN input frequency (initial value)
01: 1/2 of XIN input frequency
10: Reserved
11: Muted
PLLOPR
EXSYNC
PLL (VCO) operation setting
0: Operate (initial value)
1: Stop
PLL unused demodulation function (external synchronization function)
setting
0: PLL usage normal operation (initial value)
1: PLL unused external synchronization operation (supply 256fs clock to
TMCK)
AMPOPR [1:0]
Oscillation amplifier operation setting
00: Automatic stopping of oscillation amplifier during PLL lock (initial value)
01: Normal continuous operation
10: Reserved
11: Stop
If the PLL is stopped with PLLOPR during PLL lock, the output clocks are all muted.The muted
status continues even if the PLL becomes unlocked.
RERR goes to into error status, while the PLL is locked, if the permanent continuous operation
setting is set using AMPOPR[0:1]. However, the RERR status can be maintained if no PLL error is
output and if the sampling frequency changes when FSERR is set.
Sampling frequency calculation is not performed when the oscillation amplifier automatic stop mode
is set using AMPOPR[0:1]; even if the input sampling frequency changes within the capture range of
the PLL and no lock error occurs. The input data sampling frequency and the fs calculation result
may differ. However, if the channel status sampling frequency information is rewritten together with
input data changes, this information is reflected to the error flag and fs calculation of the input data is
performed. Since the oscillation amplifier continuous operation setting allows permanent fs
calculation, sampling frequency changes are always reflected to the error flag.
PP Rev 1.1 April 2004
43
w