欢迎访问ic37.com |
会员登录 免费注册
发布采购

WM8786GEDS/RV 参数 Datasheet PDF下载

WM8786GEDS/RV图片预览
型号: WM8786GEDS/RV
PDF下载: 下载PDF文件 查看货源
内容描述: 24位, 192kHz立体声ADC [24-Bit, 192kHz Stereo ADC]
分类和应用:
文件页数/大小: 22 页 / 229 K
品牌: WOLFSON [ WOLFSON MICROELECTRONICS PLC ]
 浏览型号WM8786GEDS/RV的Datasheet PDF文件第4页浏览型号WM8786GEDS/RV的Datasheet PDF文件第5页浏览型号WM8786GEDS/RV的Datasheet PDF文件第6页浏览型号WM8786GEDS/RV的Datasheet PDF文件第7页浏览型号WM8786GEDS/RV的Datasheet PDF文件第9页浏览型号WM8786GEDS/RV的Datasheet PDF文件第10页浏览型号WM8786GEDS/RV的Datasheet PDF文件第11页浏览型号WM8786GEDS/RV的Datasheet PDF文件第12页  
WM8786  
Pre-Production  
SIGNAL TIMING REQUIREMENTS  
SYSTEM CLOCK TIMING  
Figure 1 System Clock Timing Requirements  
Test Conditions  
DVDD = 3.3V, DGND = 0V, TA = +25oC, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.  
PARAMETER  
SYMBOL  
MIN  
TYP  
MAX  
UNIT  
System Clock Timing Information  
MCLK System clock cycle time  
MCLK duty cycle  
T
MCnLKsY 25  
TMCLKDS  
60:40  
40:60  
AUDIO INTERFACE TIMING – MASTER MODE, PCM DATA  
Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)  
Test Conditions  
DVDD = 3.3V, DGND = 0V, TA = +25oC, Master Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.  
PARAMETER  
SYMBOL  
MIN  
TYP  
MAX  
UNIT  
Audio Data Input Timing Information  
LRCLK propagation delay from BCLK falling edge  
DOUT propagation delay from BCLK falling edge  
tDL  
0
0
10  
11  
ns  
ns  
tDDA  
PP Rev 3.0 December 2005  
8
w