WM8773
Product Preview
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
11010
4:0
RAG[4:0]
01100
(0dB)
0
Attenuation data for right channel ADC gain in 1dB steps
Attenuation
ADCR
5
MUTE
Mute for Right channel ADC:
0: Mute off
1: Mute on
6
LRBOTH
0
Setting LRBOTH will write the same gain value to RAG[4:0] and
LAG[4:0]
11011
2:0
6:4
8
LMX[2:0]
RMX[2:0]
AINPD
000
000
1
ADC left channel input mux control bits
ADC right channel input mux control bits
Input mux and buffer powerdown
ADC mux
control
0: Input mux and buffer enabled
1: Input mux and buffer powered down
Writing to this register will apply a reset to the device registers.
11111
[8:0]
RESET
Not reset
Software reset
Table 10 Register Map Description
PP Rev 1.0 June 2002
24
ꢀꢀ